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Abstract
The instruction set of a processor is embodied in the particular micro-architecture representing
the processor hardware. Verifying proper operation of the instruction set for a particular pro-
cessor hardware implementation requires exhaustive testing to expose unknown dependencies
and other elusive design flaws. This paper presents the research and development of a flexible
micro-architectural model written in SystemC for a RISC processor based upon a user defined
configuration database; the RISC processor is based on an architecture assigned in course De-
sign of Computer Systems (DCS) offered at Rochester Institute of Technology (RIT). This model
will be tested by a test bench written in SystemVerilog, using randomly generated instructions,
and results will be compared with various DCS student processors originally developed at the
Register Transfer Level (RTL) in a Hardware Description Language (HDL) such as Verilog or
VHDL. The test bench will provide stimulus such as the system clock and random instructions
through a program memory attached to both the model and RTL processor. The main goal of this
work is to automate verification and validation of a diverse set of processors designed in RTL
by using an appropriate configuration database and comparison of all states and signals from the
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Forward
The paper describes a configurable, golden RISC processor model developed as part of a larger
Graduate Research project called Project Heliosphere. The overarching goal of Project Helio-
sphere is to develop a robust, configurable, verification and validation environment to further
the study of various RISC processor architectures. The initial phase of this project was under-
taken by Krunal Mange (configurable RISC processor random instruction generator), Namratha
Pashupathy Manjula Devi (configurable RISC processor test bench and verification environment
generator), and Thiago Pinheiro Felix da Silva e Lima (configurable RISC processor model).






SystemC [1] is a particular C++ class library built from for ANSI C++, tested mainly in Linux/Unix-
like operating systems, specially designed to make it possible to use C++ as a System Description
Language (SDL). It incorporates the ability to create powerful software algorithms, hardware ar-
chitectures and interfaces between hardware and software. It’s a relatively new library that uses
the object-oriented features of C++, such as objects, classes, methods, inheritance, and poly-
morphism. SystemC can enhance abstraction, modularity, and productivity required for systems
development. The use of languages such as SystemC or SystemVerilog to build complete compu-
tational systems enables one to create higher performance models, in hardware and software, and
can be more scalable and escape the limitations of verification models created using Hardware
Description Languages (HDL), Verilog or VHDL. Furthermore, it allows the development of
systems in software that can be viewed as hardware to integrate with other systems, test benches
and hardware. Today, SystemC is used as industry standard modeling language, including the
design of micro-architectural modules and to develop traditional dynamic validation techniques.
A micro-architecture model is a very sophisticated algorithmic model that represents a hard-
ware system. They can also be referred to as golden models, which can be used for validation,
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performance modeling, and to help verify systems in a HDL. A micro-architecture model is typ-
ically coded using a high-level language, using all the advantages of such languages. Over the
years, there have been different attempts to develop micro-architecture models as high-level mod-
els. For example in [2], one part of PowerPC 604 micro-architectural model was implemented,
while a model for the Power4 was also built and used to measure its performance.
A reconfigurable processor model coded using SystemC can have the similar properties to the
hardware and can be integrated with hardware designed in an HDL to facilitate trying different
hardware architectures, using only one reconfigurable processor model which will operate differ-
ently according to various configuration files. Models can also be used to shorten the time spent
developing a system in a HDL at the Register Transfer Level (RTL), using the golden model as a
reference to the new design during RTL verification. In industry, some companies develop their
models, and they grow at the same pace as the digital system design.
With a tool that can randomly generate instructions and a special test bench, it is possible to
test the model and compare the results obtained during simulation using the golden model with
any processor created using an HDL. The development of golden models and HDL projects can
be done simultaneously, ensuring more reliability to systems using this methodology.
1.1 Research Goals
This graduate paper has two goals. The first objective is to understand and use SystemC to de-
velop a new, golden model for RISC Processors that can be reconfigured by reading one external
configuration file.
The second purpose is to make it possible to have a golden model that can be used for digital
systems classes at RIT. This model will accelerate the design of new hardware since it can be
used as a golden reference during hardware development. All source code will be available for
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future reference and to explore other possibilities. For example, it can be used to allow the
development of reconfigurable multiprocessor architectures.
1.2 Contributions
The contributions of the research described in the research paper include a configurable micro-
architecture model of a RISC processor. The main contributions are described below.
The first contribution of this graduate paper evolves a model of a RISC processor imple-
mented in SystemC. This implementation uses all the advantages of C++ object oriented pro-
gramming making it possible to concentrate on primary architecture characteristics. An external
configuration file permits that this model be configurable. So, the model can be used to explore
different architectures and organizations. The following characteristics can be configured: Pro-
cessor Architecture (Von Neumann or Harvard), Number of bits (12, 14 or 16-bit architecture),
Number of Registers (8, 16, or 32 registers), opcode and operands sizes, which is according to
the number of bits for this architecture and the opcode codes, between other important hardware
characteristics.
The second contribution of this graduate paper refers to the possibility to monitor all signals
of the processor model and treat it as an abstract hardware. An external test bench will control
the model, also in SystemC, that will provide all signals required to control and monitor the
processor, including clock and control signals to simulate an external memory and external inputs
and outputs. The model will characterize the data and instruction access in a program using an
external bus for memory. According to the instruction being fetched it executes the instructions
and stores the result as a file. This level of abstraction will reduce the time to develop and
simulate the processor in RTL because a test bench using randomly generated instructions will
detect if something is not working in hardware according to the behavior of the model simulation.
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Critical decisions will be extracted from the model and this fact will make the detection of errors
in hardware implementation faster. All registers, including status register, program counter and
stack pointer after running the simulation will be available in files. It will be possible to monitor
different hardware configurations, just changing a configuration file.
The third contribution is to make possible to create methodologies of tests using this proces-
sor model, that can perform a high number of cycle simulations for a short period. The model
will help to certify that the test bench created for this tests is correct and if a determined pro-
gram memory generated randomly has the right behavioral according to the configuration for a
processor being used during the simulation. It will be possible to confront processors developed
in RTL with different settings with the model, analyzing their behavioral according to different
stimulus in their inputs.
The first, second and third contribution can be explored together to understand how the pro-
cessor works, according to different architectures and configurations for the internal registers and
instructions word opcodes. This analysis can provide data to build conclusions about the pro-
cessor performance according to the specified architecture and internal parameters. This micro-
architecture model can be used to reduce the development time during verification of a RTL
processor, which can reduce the learning curve when building a RISC processor. The model
can be used to study special bus arbiters and appropriate test benches for future exploration of
multi-core architectures and communication between various CPU cores.
1.3 Organization
This graduate paper is organized as follows: Chapter 2 discusses the background relevant to this
work and a brief bibliographical research about the main themes of this graduate paper is shown
in this chapter. Chapter 3 shows the environment of tests built for this work. Chapter 4 presents
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RISC processor architecture and Chapter 5 details the processor and model specifications and
how it is configured and the implementation of this model in SystemC. Chapter 6 details how
the configuration file is designed and how it describes the RISC processor architecture. Chapter
7 discusses the test methodology and compares all the results for the model with the processors
developed in RTL. Chapter 7 also includes a discussion regarding how the test was planed and
how the processor definitions could interfere with the results. Finally, Chapter 8 provides a brief
summary of the work, major results, and guidance for future work.
Chapter 2
Bibliographical Research
Among the references consulted for this work, several of them refer to digital systems, simulation
frameworks, processor and test methodologies developed using SystemC. Many of them were
used as reference for this work because they bring methods and analysis that formed the basis
for creation of this graduate paper. Some processors models used as golden model and reference
for hardware projects were also studied.
Stoppe et al. [3] discuss various ways to analyze SystemC designs, including the analysis of
different parsers and details of its implementations, used mainly analyzing static code. More than
that, they also investigate various applications that includes not only parsers but a combined static
and dynamic analysis, that mix the analysis of the source code and the system elaboration phase
before simulation starts. Aspect-Oriented Analysis and Machine Learning are also alternatives
used to analyze SystemC designs. Their conclusion is that there’s no best solution for SystemC
analyses and each one of these techniques has points to be considered.
Vardi [4] writes about the necessity of developing formal verification techniques for SystemC
Models verification. He describes the importance to have high-level models for processor micro-
architectures, especially for simulation. In his study, he points that micro-architectural level is
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the best place to start the validation, and not at the RTL level because this implementation is
hard, slow to test and expensive to implement. The best world could be where the RTL and
high-level micro-architectural model must coexist and the kept synchronized. So, both model
and RTL had to grow together in this case. The RTL team should be benefited from a complete
model as its starting point of their system implementation and to help to design and find errors
in RTL and vice versa. This paper also explores some techniques for formal verification, includ-
ing Assertion-based validation, Symbolic Simulation, Symbolic Model Checking, Explicit-state
Model Checking and Equivalence Verification.
Monaco [2] presents the functional verification methodology applied to a PowerPC 604 pro-
cessor, designed for both logic design level and circuit design level for this work. The micro-
architecture of this processor was produced according to the general architecture specifications
for the PowerPC 604 microprocessor and the implementation characteristics for the model and
the circuit. So, for the model, the design approximates from the mathematical rigor, although
the Semi-formal Micro-Architectural Specification didn’t restrict technically or pointed the exact
way to implement it. The authors used the simulation and the emulation process to demonstrate
the processor model exactitude. The Project was divided into four milestones: the publication of
the model and division of the design into different and distinct functional blocks and the defini-
tion of each block connections for data and control and system interfaces among these blocks.
Individual tests were performed during this phase and also the integration of blocks, resulting
in a single processor model. At this stage, the tracking for errors and defects begins, applying
specific tests in the model itself. After millions of simulation cycles, a stable model is considered
to be conquered. The test cases are rerun at each new successive model refinement. The design
was considered to be ready to release to fabrication when, after a predetermined period of tests,
no error occurs nor in a logical model. No error could also happen in the physical circuit imple-
mentation either. More than that, all check procedures had to pass through verification routines.
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One final condition to attest that the processor is ready to production is to submit it to a battery
of tests running commercial OSs in this processor without error and check the physical design
successfully against failures. Details for the functional verification are given during all text.
Jen-Tien Yen describes in [5] the design verification methodology used for Motorola G4
generation of processors. They point that the key method of success was to start multiprocessor
verification whenever the design starts, at the unit level, with a system that could generate test
benches and could simulate the model for each unit. To test unit level separately is faster and
cheaper, because it requires less computational effort. So, to invest in this type of verification is
an essential solution to detect early problems. This methodology used for unit tests, advanced
and its evolution can verify when the units are interconnected and with multiple-unit level. The
same methodology can be reused for chip system level verification. As it can be inferred, hand-
written tests for assembly and machine code are not sufficient to test and verify complex digital
systems designs, especially for a microprocessor. Special Test bench generators were developed
to be able to generate random data according to parameters defined by the user.
Razavi et al. propose in [6] a formal verification for a single-cycle and pipelined MIPS
processor and two hardware/software systems derived from this processor, using SystemC and
Rebeca, used as intermediate language. It was used model abstraction techniques such as pro-
gram slicing and modular verification that was used to reduce the size of the model following the
propriety chosen for this model. Both techniques are very useful for the engineering team mainly
when they have to analyze very complex and large SystemC designs. For modular verification,
the problem was divided in subsystem and the verification effort was split between parts of the
system. Although this technique requires user’s interaction, it has been used for verification and
permits to determine hardware failures analyzing only individual blocks from the model. Pro-
gram Slicing is a technique used to reduce the size of the model, letting the system smaller, only
ready for a certain amount of properties to be tested by the verification engine. This technique
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allows that procedures could be designed to automate the verification procedure. However, this
approach is only an approximation of part of the model, because it contains a simplification and
only extracts a set of properties from the model. The results attested the efficiency for both
hardware and software verification.
Habibi et al. in [7] presents a methodology to design and verify transactional models, that
allows a better analysis and performance for processor architectures, using Unified Modeling
Language (UML) in conjunction with an intermediate layer language called Abstract State Ma-
chine Language (AsmL). The analysis starts in the UML sequence diagram especially to analyze
the transaction-related system properties. Then, the system is modeled using AsmL, that allows
the verification and model checking of the entire system. Then, a translator was created to trans-
form AsmL code to SystemC and vice versa. In SystemC, a methodology to use assertion-based
verification were developed. For systems design in SystemC initially, the translator could trans-
form the code from SystemC to AsmL and run the complete model checking and verification.
Bruschi et al. in [8] write about a test generation algorithm that was developed to verify
models designed in SystemC. The Test Generation algorithm is divided in five steps, that starts
with the first data acquisition. Then, the analysis of a simple model is performed, including the
analyses of each transition to determine the initial and final transitions. Then it is executed a
sequence enumeration for this system, where various execution paths are enumerated to generate
test vectors to test them all. Then, a set of constraints is discovered to execute each path. Then,
from the constraints found for each sequence, it is possible to try to solve these equations for-
mulated using this data. Then these solutions are considered by the software that generates test
vectors for the complete test bench. All error simulation environment are explained, including
the error model definitions and the system behavior according to the data present in the error
model and a set of benchmarks are measured in this experiment.
Herber and Glesner in [9] writes about a hardware/software verification and model checking
10
for systems designed in SystemC. For this project, the authors chose a modified packet switch
example from SystemC reference implementation and an automotive system, that consist of a
Anti-slip Regulation and Anti-lock Breaking System. To analyze these systems were created
an abstract design and simulated using FIFO and then the system were integrated with a serial
communication bus, Controller Area Network (CAN). Then, to test these systems, the reference
implementation were converted from SystemC into a semantic equivalent in UPPAAL, using
a software created by the authors called SystemC to Timed Automata Transformation Engine.
Then, after the conversion, the UPPAAL model checker could be used to verify timing properties,
safety and correctness of the system. So, with this software, it was possible to apply automati-
cally generated vectors of timed test input to systems that are modeled in SystemC, after they’ve
been converted to UPPAAL.
Schumacher et at. [10] developed a methodology called legaSCi to help integrate legacy
models code into parallel SystemC models simulator. In this work, the authors parallelized four
host processor cores, also called as Virtual Prototypes, from project EURETILE embedded plat-
form simulator. They implemented a system that takes measures outside each model to prevent
determinism violations and to guarantee that the system is thread-safe. The simulation is divided
into containment zones, each zone containing a group with all process that could access similar
or the same variables. The thread safety is guaranteed by the parallel SystemC scheduler, that
can execute all the processes that belong to the same zone in a OS thread. The Round-Robin
determines that the behavior is deterministic. Whenever one logic thread needs to access states
of a different zone, result of other threads work, the model guarantees that data from other zones
can be accessed in the next round and the data from the origin are not compromised. So, the
actual states used by threads that share the same resources in this zone with an expected execu-
tion time are not compromise because SystemC threads are allowed to use a blocking function,
that suspends the thread until the next cycle, forcing a reschedule. This data encapsulation and
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management is a responsibility of the model, and also the automatic insertion of zone changing
code. The simulation framework also provides transaction level model sockets, that allows con-
trolled communications through different zones, and cause reschedule of the parser, if required,
depending on the states and threads running in a zone. However, this interventions cause lose of
performance. For simulations that require non-blocking communication across different zones,
to get access to data from both regions, a compatibility layer was built by modifying tlm_utils,
part of SystemC kernel that controls nonblocking transactions through boarders. The parallel
SystemC simulation with four processor cores was performed with optimized clock, DMI ac-
cess and additional simulation performance speed-up could get a gain in performance of 2.13x if
compared with the optimized EURETILE virtual prototype.
Patel et at.[11] proposes a new simulation framework for heterogeneous models based in
SystemC for better construction of complex systems using high-level programming and OOP.
SystemC Kernel is prepared for discrete-event based models and it’s not ready to Synchronous
Data Flow (SDF) models. The discrete-based simulation is not as efficient as SDF simulation,
but the kernel for SystemC is not prepared for it. In this work, the authors make an alteration
in how SystemC kernel operates to let heterogeneous system models simulate as well. For this
purpose, it was designed a new SDF kernel interoperable with SistemC’s Discrete-Event kernel,
the original one. SystemC kernel uses blocking FIFO channels to communicate between tasks,
that causes overhead according to the necessity of context switching. Instead of passing events
through FIFOs, the authors designed a modification in the kernel that allows passing data through
queues and no controls to block or signalize something are not necessary anymore, because there
is a continuous flux, designed when building the system. These resources give more power to
the high-level capabilities proposed to design models using SystemC. All alterations necessary
to build systems using this approach, ready to work as Synchronous Data Flow are exposed
during the text. How the code for SDF kernel was designed and how to run heterogeneous
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models using SDF kernel are explained and detailed in this work. The gain in performance for
a Finite Impulse Response (FIR), Fast Fourier Transform (FFT) and the Sobel edge detection
algorithm are significant if compared a set of discrete models against a mix of Discrete-Event
and Synchronous Data Flow models and pure SDF examples for the same models. If models
were built with multiple SDF blocks, this performance could be improved a lot. An enhanced
SystemC were created with these modifications for the SDF kernel inside and the changes to
build this kernel were submitted to SystemC standards committee for review.
Lloyd et al. [12] present how to design an asynchronous microprocessor (ADLX) from the
sketch using Petri Net models, using a specific software to manipulate asynchronous control
circuits according to their specifications. The Petri Nets were chosen to use their power to be
subject to a large variety of analysis methods and also for being a well-known mechanism used
for system modeling. After the design developed and complete validated, a processor were
created using VHDL and were prototyped and tested using FPGAs. The problem of arbitration,
however, were not investigated because of its metastable nature.
Liu et al [13] develop an automatic code generator technique that transforms code from Sys-
temC Models to a platform- independent C code, ready to use in Embedded systems. There
existed libraries that were able to transform SystemC source code in C code that targets embed-
ded systems applications by the time they presented this work. For the automatic code gener-
ator developed for this work, the generated code is more efficient in terms of performance and
resources consumption and reduces the total execution overhead of the generated software if
compared with SystemC code and SWGen, a library designed for the same proposed. The last
software synthesized by the code generator is platform/RTOS independent and stackless thread-
ing with reduced context switching. The code generated requires fewer memory resources if
compared with other methodologies. This fact does impact embedded software and system mod-
els created in SystemC, in general, don’t worry about memory consumption, since the general
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memory consumption and space is sufficient in a simulation environment. For systems that have
many threads and are designed to be event-driven, according to SystemC, this methodology is
better than the conventional methods. To test the system was used a flip-flop switching example
and two common embedded systems application, MPEG decoder and a GSM communication
module.
Schmidt et al [14] implement a Program State Machine (PSM) virtual processing model us-
ing SystemC, part of an architectural model that allows designers implement new user defined
scheduling strategies for systems that will use a Real-Time Operating System (RTOS). This en-
ables fast exploration of how different tasks interacts within the scheduler, exploring processing
elements, and allows to modify scheduling policies easily, even before the integration. After this
analysis, the behavioral to process transformation of the software can be conducted to work with
RTOS. To test this methodology, a Canny edge detection Filter design was tested during this
work.
Muck et al. [15] write that the use of Object Oriented programming-capable Hardware design
languages, such as SystemC, allows more flexibility and reusability regarding hardware design.
Some features such as inheritance and polymorphism permit treating the hardware blocks as
software elements. But, in a complex hardware, the interconnection of different blocks are done
by buses that interact with other components and it is very difficult to encapsulate it using OOP.
So, its arbitration has to be designed in every component that is attached to this project [16].
The non-functional parts of the hardware that are also an important part of the implementation,
like hardware debugging and lower power circuit mechanisms, just to cite some of them, also
are difficult to encapsulate, so bugs and errors can be easily introduced in the design. The au-
thors use Aspect-Oriented programming for their RTL Hardware designs, making possible to
design synthesizable hardware components using SystemC language. To test the concept pre-
sented in this work, a PABX application is adapted, from a system that is already implemented
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in field-programmable gate array (FPGA) and uses a network-on-chip (NOC) to interconnect the
hardware components internally. The main components of this design were a resource scheduler,
a FIR Filter and a DTMF detector. Two models were created using RTL SystemC, using con-
figurable features, and synthesized for a XILINX FPGA. Performance and coverage area were
analyzed.
In Harcourt et al. [17] it is designed a new SystemC library, at the top of SystemC imple-
mentation, where it is defined a type of pipeline expression language that helps the designer to
build their architecture of pipeline for his digital system. It automatically create circuits that are
necessary to control different stages in a pipeline. The data is routed between various stages
of the pipeline and, for this implementation to be possible, it is required control hardware and
latches between each on of this stages to certify that the data rotates in a right way through the
pipeline. The experience is done overloading different C++ operators and building an expression
that determines the route data and architecture of the pipeline being built. It was useful to test
different pipeline configurations without modifying the whole implementation to test this sys-
tem. A simulated model of a pipelined floating point adder was build in order to test this new
library, built for pipeline structures.
In Habibi et al. [7]design the Transaction Level Modeling of one MIPS R3000, a 5-stage
pipeline processor that implements 32-bit MIPS instruction set architecture, using SystemC. The
main idea of this approach is to establish communication through different function calls that
represent transactions instead of using signals like in RTL designs. This decreases the simulation
time and reduces the latency of the system, because as soon as one function receives data sent
from other function, it is notified by a SystemC built-in function. The system verification is also
performed by the authors. The implementation is such as that it eliminates the complex memory
access management because the instruction and data cache contain already all the instructions
and data necessary for this. During this paper, the architecture of MIPS 32-bit is explained
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and how its pipeline works. The implementation of the MIPS R3000 processor was divided in
: Instruction Cache, Fetch, Decode Data Cache, Execution (the write back is integrated in the
phase) and Floating Point Unit (FPU). Each one of this implementations were explained during
the text.
Schiner et al. [18] design an abstract processor model for multiprocessor architectures using
SpecC. Although the processor model reflects the behavior of the processor, it does not simulate
the Instruction Set Architecture. So, for this work the microprocessor architecture is abstracted.
This model is built to reflect the processor and software environment exactly, and all the features
necessary for RTOS task schedule, external bus communication and interrupt support, imple-
mented for this processor. It is used an approach that employs three intermediate models, to
demonstrate the performance of each one of this layers and their characteristics. The main rea-
son to investigate such kind of model is that this type of processor models enable rapid design
space investigation, especially in the beginning of the design process.
Cimatti et all [19]is proposing a precise Software model checking for SystemC constructs,
exploring their features such as its scheduler and communication threads. This is done by trans-
lating all models written in SystemC into forms that can be investigated, employing know tech-
niques of Software model checking. Three different approaches are developed in this paper. The
first implementation converts SystemC Models in a finite-state process. The second analysis is
done transforming SystemC models in a series of sequential programs. This is done by turning
threads to functions and running this functions in a software engine that imitates the SystemC
scheduler. The third approach is called explicit-scheduler/symbolic threads, where a SystemC
model is translated in a way that it is multithreaded and shared variable with characteristics
present in Operating Systems kernel management, such as cooperative scheduling and mutually
exclusive thread executions.
In Abdelhakim et. al [20] implements the model for a MultiProcessor System System On
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Chip platform in SystemC using two identical processors from XILINX, Microblaze IPs, inte-
grating some interfaces and peripherals on it and sharing the same memory. Some components
to build this model were used from SoCLib, an open source library for SystemC hardware de-
velopment. The MPSoC model was developed at CABA and Transaction Level Model for an
Instruction Set Simulation. Some simulations were performed using adder and running a game.
In Ramachandran et. al [21] designed a new micro-architecture simulator using C++ as its
programming language, called OSU AbaKus to address functional and timing accuracy, together
with simulation performance. This simulator is based on cycle time simulation, where all mod-
ules are evaluated once on each simulation cycle. To build this simulator, a new version based
in SystemC is developed to comply with all the characteristics of this simulator. According to
the tests shown in this article, the simulation performance for the AbaKus is very close to the
SimpleScalar simulation methodology, which uses SystemC for comparing with new simulators,
but Abakus can also model micro-architecture designs.
In Dijkstra [22], a paper from 1968, a multi-programming system were studied. All activities
of this system were divided in sequential processes, classified at different levels of abstraction
and system hierarchy.
In Bouchhima [23] simulate models for and heterogeneous multiprocessor system, using a
MPSoC architecture and a simulation integrating hardware represented as software components.
In this paper, the authors present an abstraction of a CPU subsystem model in a hardware ab-
straction level (HAL), transposing physical hardware components to software functionalities as
in system programming. The execution unit abstracts computation inside the CPU modeled in
software and can have one or more processing units. The Processing Units elements have to
be able to provide services to an operating system to let them manipulate their execution thread
engine. The data unit abstraction abstracts a physical element that can contain a relevant in-
formation from a user perspective, such as memories (RAM, ROM and dynamic portions of
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memory). The access unit abstraction layer abstracts all address space collection, like a bus and
access ports. This unit provides read and write operation. The synchronization unit represents
all the interruptions, through software handlers that attend the system interrupts. The metamodel
integrates all units in a UML-like diagram to abstract a CPU in one one class. CPU subsys-
tem models, represented as C++ objects, are incorporated into a simulation environment, such
as SystemC. For this project, a MPEG-4 real time encoder is tested in a system modeled with
two processors: ARM9 and ARM7. Compared to Instruction Set Architecture (ISA) based sim-
ulation, the simulation integrating hardware as software components (or HAL level simulation)
achieved for this work 3 times speedup.
In Ma [24, 25], a transaction-level simulation model of a multi-core is implemented in Sys-
temC and is tested with an application model that automatically generates synthetic traces for
the simulation, for single and multi-thread execution. The results show how the addition of more
cores to a specifically model, or more threads running in each one of this cores affected the role
system performance, depending on how they share the workload.
Chapter 3
Environment Specifications
The tests environment is composed by the random code generator, the golden model and the test
bench generator, that generates one customized test bench. All these blocks read one configura-
tion file that determines all information necessary to check the hardware. This configuration file
is specific to each hardware under test and its specifications and characteristics are presented in
Appendix II.
The random instruction generator produces two test files, the program memory and data
memory, in case Harvard architecture is selected, and only one test file, memory in case of Von
Neumann Architecture is selected. Test bench generator produces one customized test bench,
according to the configuration file. Model and Test bench uses the files generated by the random
instruction generator. Model runs according to this files and configuration file and produces
outputs files that will be used by the test bench. Model creates the following files:
• Up to 32 files for distinct registers;
• One file representing the stack pointer address;
• One file that contains the next program counter value;
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• One file that represents all Status Register values;
Each line of all generated files represents the value of this variables according to the program
counter executed by the model at that moment.
The test bench runs in HDL simulation tools, such as the Cadence Incisive Enterprise Sim-
ulator, and plugs the hardware for the processors designed in Verilog with all external blocks
such as multipliers, dividers, counter, program memory and data memory (in case of Harvard
architecture) or memory (in case of Von Neumann). The result is compared with the output files
provided by the model itself. The figure 3.1 shows how all parts are integrated.
The Model was programmed using SystemC and is covered in this work. The test bench
was written in SystemVerilog and was generated by the test bench generator designed in Perl.
The test bench generator is covered by another work. The Random Instruction Generator was
designed in Perl and it is also covered by another work. All three parts were designed by three
different students in RIT and the purpose of this collaborative work is to create this environment
to test RISC processor architectures designed at RIT.
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Figure 3.1: Test Environment: model, test bench and hardware under test
Chapter 4
Processor Architecture
The hardware units tested in this project are based on the design of processors according to the
following specifications:
This RISC processor architecture was completely built during the course Design of Computer
Systems supervised by Dr. Dorin Patru at RIT in 2016. The CPU was designed behaviorally
using VHDL or Verilog, according to the preference of the engineer responsible for the design.
All processors were designed using the Quartus IDE from Altera.
The memory architecture of these processors were divided in two categories:
• Von Neumann with only one memory, responsible for data and instructions.
• Harvard with two memories, one for program memory, containing the instructions to be
executed by the processor and one memory dedicated for data.
All processors have registers, stack pointer, special register and program counter.
• For 12-bit processors, there are 8 Registers, R0 to R7.
• For 14-bit processors, there are 16 Registers, R0 to R15.
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Figure 4.1: Processor Architecture
• For 16-bit processors, there are 32 Registers, R0 to R31.
It was used some intellectual properties generated by Altera Tools and used as external hardware
blocks such as multipliers, dividers, memories and counter.
The CPU were conceived considering a 3-stage pipeline, including decode, execute and
writeback stages. For operations that required external memory access or program counter ma-
nipulation, such as the branch and transfer instructions, the CPU execution was stalled by a
particular number of cycles.
The input/output was memory mapped at the end of the data memory (for Harvard) or mem-
ory (for Von Neumann).
The processor architecture is shown in the figure 4.1.
Chapter 5
Processor and Model Specifications
It was defined a flexible model that could operate according to three specifications for 12-bit,
14-bit and 16-bit architectures.
Three types of instructions were implemented for this model: manipulation, transfer and
branch instructions. No branch prediction, floating point operations or multimedia instructions
were considered in this model.
5.1 Manipulation Instructions
For Manipulation Instructions, the instructions words are all treated as indicated in the figure 5.1.
It was implemented operations such as addition, subtraction, multiplication of two registers and
Figure 5.1: Instruction Word for Manipulation Instructions including Copy and Swap
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Figure 5.2: Instruction Words for Load and Store
also involving one register and one constant. Logical operations such as XOR, NOT were also
implemented. Registers rotation and shift including and not including carry flag in these opera-
tions, Copy of a register and swap of two registers are also part of the instructions implemented
for this model. No SIMD instructions were considered for this model and are beyond the scope
of this work.
At Appendix I it is presented details of all manipulation instructions implemented for this
model and can also be found examples for all instructions.
5.2 Transfer Instructions
For Transfer Instructions, the instruction words are all treated as indicated in the figure 5.2. It
was implemented as two instructions: Load and Store. For both instructions four modes were
implemented as presented below:
• Direct addressing mode: The memory address is specified in the instruction word. The
range of address is equal to the size of the architecture.
• Addressing mode relative to Program Counter: The effective memory address is calcu-
lated by adding the offset with the current or the next instruction program counter value.
This depends on the programmer design and is specified in the configuration file.
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• Addressing mode relative to Stack Pointer: The top of the stack is considered as the
effective memory address. In this mode of operation, the stack is addressed once and only
one instruction word is operated.
• Addressing mode relative to the value of one specific register: The effective memory
address is calculated by adding the value inside the register with the offset. Direct address-
ing mode can be simulated by having null value in the register.
The result of the sum of the offset with the number relative to the operation, for both addressing
mode relative to the program counter or and for addressing mode relative to the value of one
specific register, is masked with the maximum data memory size for Harvard architecture. For
Von Neumann architecture this result is masked with the total memory size. This mask was
necessary because the result of the sum operation should be less than the size of the memory, in
case of Von Neumann, and the size of data memory for Harvard architecture.
All Load and Store operations are done using internal memory, not involving external files.
At the beginning of the execution, for Harvard architecture, the model loads the data memory to
the internal memory and variables of the model, it reads them from one file designed specifically
for the data memory. So, the manipulation instructions, Load and Store happens without file
manipulation, using only internal variables. For Von Neumann, all part of memory that is not
considered program memory is used as addresses that can have data modification. So this data is
loaded from this file to the internal variables of the model. By the end of execution, the modified
memories are available inside the model and the result is not outputted as a file.
For the addressing mode relative to Stack Pointer, the value of SP cannot go beyond the top
of the stack. This value is determined according to the architecture defined in the configuration
file. For Harvard architecture, the top of the stack address is informed in the configuration file.
For Von Neumann, the top of stack is also configured in the configuration file. In the case of a
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Load where the value could be beyond top of the stack, the model set the limit to the top for this
address. For all Load instruction relative to SP, the Stack is incremented by one, and for all Store
instruction the stack is decremented by one. This direction of increment and decrement can be
changed according to Load and Store operations through the configuration file too.
For both Load and Store, as it was implemented with two instruction words each, a distinction
between the first and the second instruction was considered in software and all information of
the first instruction were used when the second instruction was decoded.
All details for Load and Store instructions with examples are provided in Appendix I for all
transfer instructions.
5.3 Branch Instructions
For Branch instructions were implemented the following mnemonics: Jump unconditional, eight
different Jump with conditions, Call and Return. The instruction words for Jump and Call are
presented in 5.3. For Ret instruction, the instruction word relative to it is presented in 5.4.
For Jump unconditional and with conditions there are different addressing modes:
• Direct addressing mode, where the address designated to Jump is relative to the offset
specified by the own function. The Program Counter receives the value of this offset and
the program changes its execution to this new address;
• Addressing mode relative to Program Counter, where the address designated to Jump
is relative to the sum of the offset specified by the own function and the actual program
counter. The model supports two different modes, the use of program counter value before
the execution of Jump or the value after this execution (PC+2). This mode is configured
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in the configuration file. The Program Counter receives the value of this sum masked with
the value of the data memory size for Harvard, or masked with the value of memory size
for Von Neumann architecture, and the program changes its execution to this new address;
• Addressing mode relative to Stack Pointer: The Program Counter receives the value of
Stack Pointer and the program changes its execution to this new address;
• Addressing mode relative to the value of one determined register. The Program Counter
receives the value of the sum of the offset and the value of the register masked with the
value of the data memory size for Harvard, or masked with the value of memory size for
Von Neumann architecture, and the program changes its execution to this new address;
A total of eight jumps were implemented with the following conditions:
• Jump if not Carry - Checks if the status flag Carry is zero and, if true, executes jump,
changing the value of the program counter, according to the addressing mode.
• Jump if Carry - Checks if the status flag Carry is one and, if true, executes jump according
to the addressing mode.
• Jump if not Negative - Checks if the status flag Negative is zero and, if true, executes
jump according to the addressing mode.
• Jump if Negative - Checks if the status flag Negative is one and, if true, executes jump
according to the addressing mode.
• Jump if not Overflow - Checks if the status flag Overflow is zero and, if true, execute
jump according to the addressing mode.
• Jump if Overflow - Checks if the status flag Overflow is one and, if true, execute jump
according to the addressing mode.
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Figure 5.3: Instruction Words for Jump and Call
• Jump if not Zero - Checks if the status flag Zero is zero and, if true, execute jump accord-
ing to the addressing mode.
• Jump if Zero - Checks if the status flag Zero is one and, if true, execute jump according
to the addressing mode.
For both Jump and Call, as it was implemented with two instruction words each, a distinction
between the first and the second instruction was done in software and all information of the
first instruction were used when the second instruction were decoded, the same way as it was
implemented for Load and Store. For 16-bit processor all conditions regarding JUMP were
different from 12-bit and 14-bit processor. So, the software was divided into 16-bit processor
conditions at one side and 12 and 14-bit at the other end. This method was necessary according
to the specifications of the processor itself that separates these processors in two categories.
For Call subroutine, the value of program counter is written at the address where Stack
Pointer points and its address is decremented by one. The Program Counter them receives the
value of the address where the subroutine is called.
It was implemented four different methods for Call:
• Direct Address: The value of the offset is loaded in Program Counter and the subroutine is
called in the next instruction fetch.
• Address relative to Stack Pointer: The value of the offset added with the stack pointer value
is loaded in Program Counter and the subroutine is called in the next instruction fetch. In
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Figure 5.4: Instruction Word for RET
the case of rollover (the address exceeds the maximum memory size), it is performed a bit
mask of this address with the memory size.
• Addressing relative to Program Counter: The value of the offset added with the program
counter value is loaded in Program Counter and the subroutine is called in the next instruc-
tion fetch. In the case of exceeding the maximum memory size, it’s performed a bit mask
of this address with the memory size.
• Address relative to the value of a register: The value of the offset added with the value of
a register is loaded in Program Counter and the subroutine is called in the next instruction
fetch. The same way as with the addressing mode relative to the program counter, in case
this sum exceeds the maximum memory size, it’s performed a bit mask of this address with
the memory size.
At Appendix I it is presented details of JUMP, CALL and RET instructions and examples are
also provided for all branch instructions.
Chapter 6
Configuration File Specifications
A special file called the Configuration file was prepared that contained all specifications neces-
sary to:
• Define how the test bench generator would create the test bench according to the hardware
information.
• Set how the model is going to operate, defining which characteristics the model has to
comply.
• Provide the information necessary for the random code generator to generate the instruc-
tions used by the model and the test bench. The test bench uses this memory as input for
the device (hardware) under test.
For each hardware, one different configuration file has to be created according to its specifica-
tions.
The configuration file has the following information:
• Folder where the processor files are
31
• Processor Name
• Number of bits - 12, 14 or 16 bits
• Number of registers
• Processor Architecture
• Opcode size
• Operand 1 size
• Operand 2 size
• Data Memory Size (for Von Neumann architecture only)
• Memory Size (for Harvard architecture only)








• Program Memory name (For both architectures)
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• Data Memory name (Only for Von Neumann Architecture)
• Divider hardware block name
• Multiplier hardware block name
• Counter block name
• Number of stalls for Instruction Load
• Number of stalls for Instruction Store
• Number of stalls for Instruction Jump
• Number of stalls for Instruction Call
• Number of stalls for Instruction Return
For detailed information about each one of these parameters and how to use the configuration
file, check the Appendix II. For each parameter, all instructions are provided.
6.1 Example of a Configuration File
The information inside the configuration file are shown at the appendix II. The help the user edit
a custom configuration, the example configuration file contains comments as necessary. (The
character # is being used for comments).
Chapter 7
Test methodology and results
7.1 Main Test
The test simulations are performed in four modes:
• Data Manipulation Instructions
• Data Manipulation with Data Transfer Instructions
• Data Manipulation with Branch Instructions
• All Instructions (includes Data Manipulation, Data Manipulation with Data Transfer and
Data Manipulation with Branch Instructions)
A total of 1500 tests, each consisting of about 1000 instructions are run and a log file is main-
tained to record errors for each test. Any mismatch between the hardware and the model is
reported as an error and the simulation is stopped for that particular test. After the completion of
1500 tests, the log file is examined for possible reason of occurrence and type of errors (Depen-
dency, Status Flag and Implementation errors). The number of errors are finally documented in
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another distinct file for every instruction collectively for 1500 tests. The random instructions in
each test are simulated for each hardware design under test and the processor model.
The processor model is assumed to produce correct results and is hence called the golden
model. The model and the test engine are run on two kinds of processors (12-bit and 14-bit
instruction word). Two processors, a 12-bit Von Neumann and a 14-bit Harvard are picked from
the eight processors available and it is worked on to detect, analyze and correct all the errors
(dependency, implementation, flag assignments) and is considered a standard for matching and
evaluating the rest of the processors. The model is also built accordingly with the same flag and
register assignments for every instruction. The way the instruction is written is not modified so
as to detect design errors.
The above mentioned four tests are performed on six different processor models. For most
of the processors, there are a lot of errors relating to the status flag implementation for various
instructions. Many reasons for these errors can be due to uninitialized flags at reset or incorrect
implementation of flags for each instruction. For most processors, the instruction mnemonic
NOT had quite a lot of errors in its implementation which reflected as a register mismatch and
hence resulted in the status flag mismatch. However, the processor vxk, instruction mnemonic
SUBC, SUB and NOT are the instructions where the most affected instructions and the predom-
inant errors are due to the incorrect status flag implementation. There are only a few errors
relating to the implementation of the instruction itself when compared to other instructions. For
another DUT (dnm) (As presented in figures 7.2, 7.8, 7.14, 7.20), the main cause of failures
are due to incorrect status flag assignments and implementation of instructions. For all other
processors, the errors are diversified and included dependency issues.
In almost all processors the status flags are not correctly assigned in the DUT. This fact can
be clearly deduced from the tests mentioned above. These problems are mainly present in the
tests because of the non-uniformity in the assignment of the flags Carry, Negative, Overflow and
7.1 Main Test 35
Figure 7.1: Results for original test with manipulation instructions only - Processor axtRISC621
Zero in all the processors. This disparity occurred because the designers are unique in designing
a particular processor. Certainly, a more restrictive and detailed design specification could have
helped avoid such variation.
Tests performed on the remaining processors proved to contain most of the errors in the status
flag implementation, masking some of the significant errors like dependencies, incorrect imple-
mentation of instructions. One intelligent way to mitigate such errors from the report is to modify
the configuration file in such a way that the tester should be informed of the flag assignments for
each instruction of a particular processor. By doing that, the test could surpass the errors about
status flag implementation and proceed to other errors that are of more importance and concern.
Instead of approaching the problem in this fashion, all the status flag assignments are made the
same and standardized in all the processors.
The figures 7.6, 7.5, 7.1, 7.2, 7.3, 7.4 refer to results for original test with manipulation
instructions only.
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Figure 7.2: Results for original test with manipulation instructions only - Processor
dnm_RISC621_v
Figure 7.3: Results for original test with manipulation instructions only - Processor dx-
pRISC521pipe_v
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Figure 7.4: Results for original test with manipulation instructions only - Processor nx-
pRISC621pipe_v
Figure 7.5: Results for original test with manipulation instructions only - Processor
tflRISC621_v
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Figure 7.6: Results for original test with Manipulation instructions only - Processor
vxkRISC621_v
The figures 7.7, 7.8, 7.9, 7.10, 7.11, 7.12 refer to results for original test with manipulation
and data transfer instructions.
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Figure 7.7: Results for original test with manipulation and data transfer instructions - Processor
axtRISC621
Figure 7.8: Results for original test with manipulation and data transfer instructions - Processor
dnm_RISC621_v
7.1 Main Test 40
Figure 7.9: Results for original test with manipulation and data transfer instructions - Processor
dxpRISC521pipe_v
Figure 7.10: Results for original test with manipulation and data transfer instructions - Processor
nxpRISC621pipe_v
7.1 Main Test 41
Figure 7.11: Results for original test with manipulation and data transfer instructions - Processor
tflRISC621_v
Figure 7.12: Results for original test with manipulation and data transfer instructions - Processor
vxkRISC621_v
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Figure 7.13: Results for original test with manipulation and branch instructions - Processor ax-
tRISC621
The figures refer to results for original test with manipulation and branch instructions.
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Figure 7.14: Results for original test with manipulation and branch instructions - Processor
dnm_RISC621_v
Figure 7.15: Results for original test with manipulation and branch instructions - Processor dx-
pRISC521pipe_v
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Figure 7.16: Results for original test with manipulation and branch instructions - Processor nx-
pRISC621pipe_v
Figure 7.17: Results for original test with manipulation and branch instructions - Processor
tflRISC621_v
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Figure 7.18: Results for original test with manipulation and branch instructions - Processor
xkRISC621_v
The figures 7.19, 7.20, 7.21, 7.22, 7.23, 7.24 refer to results for original test with manipula-
tion, data transfer and branch instructions.
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Figure 7.19: Results for original test with manipulation, data transfer and branch instructions -
Processor axtRISC621
Figure 7.20: Results for original test with manipulation, data transfer and branch instructions -
Processor dnm_RISC621_v
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Figure 7.21: Results for original test with manipulation, data transfer and branch instructions -
Processor dxpRISC521pipe_v
Figure 7.22: Results for original test with manipulation, data transfer and branch instructions -
Processor nxpRISC621pipe_v
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Figure 7.23: Results for original test with manipulation, data transfer and branch instructions -
Processor tflRISC621_v
Figure 7.24: Results for original test with manipulation, data transfer and branch instructions -
Processor vxkRISC621_v
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Figure 7.25: Results for test after modifications with manipulation instructions only - Processor
axtRISC621
7.2 Tests after modifications
Some modifications are made in the status flags for all processors to reduce the status flag errors
and draw attention to other errors in all processors and the model. The same pattern is observed
when the tests contain only data manipulation instructions. For the tests that had both manipula-
tion and data transfer instructions, most of the errors are not because of the status flag, but due
to implementation errors in the instruction itself. For data manipulation and branch instructions,
the cause of errors is diverse and includes all the issues mentioned previously.
The figures 7.25, 7.26, 7.27, 7.28, 7.29, 7.30 refer to results for test after modifications with
manipulation instructions only.
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Figure 7.26: Results for test after modifications with manipulation instructions only - Processor
dnm_RISC621_v
Figure 7.27: Results for test after modifications with manipulation instructions only - Processor
dxpRISC521pipe_v
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Figure 7.28: Results for test after modifications with manipulation instructions only - Processor
nxpRISC621pipe_v
Figure 7.29: Results for test after modifications with manipulation instructions only - Processor
tflRISC621_v
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Figure 7.30: Results for test after modifications with manipulation instructions only - Processor
vxkRISC621_v
The figures 7.31, 7.32, 7.33, 7.34, 7.35, 7.36 refer to results for test after modifications with
manipulation and data instructions.
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Figure 7.31: Results for test after modifications with manipulation and data transfer instructions
- Processor axtRISC621
Figure 7.32: Results for test after modifications with manipulation and data transfer instructions
- Processor dnm_RISC621_v
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Figure 7.33: Results for test after modifications with manipulation and data transfer instructions
- Processor dxpRISC521pipe_v
Figure 7.34: Results for test after modifications with manipulation and data transfer instructions
- Processor nxpRISC621pipe_v
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Figure 7.35: Results for test after modifications with manipulation and data transfer instructions
- Processor tflRISC621_v
Figure 7.36: Results for test after modifications with manipulation and data transfer instructions
- Processor vxkRISC621_v
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Figure 7.37: Results for test after modifications with manipulation and branch instructions -
Processor axtRISC621
The figures 7.37, 7.38, 7.39, 7.40, 7.41, 7.42 refer to results for test after modifications with
manipulation and branch instructions.
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Figure 7.38: Results for test after modifications with manipulation and branch instructions -
Processor dnm_RISC621_v
Figure 7.39: Results for test after modifications with manipulation and branch instructions -
Processor dxpRISC521pipe_v
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Figure 7.40: Results for test after modifications with manipulation and branch instructions -
Processor nxpRISC621pipe_v
Figure 7.41: Results for test after modifications with manipulation and branch instructions -
Processor tflRISC621_v
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Figure 7.42: Results for test after modifications with manipulation and branch instructions -
Processor vxkRISC621_v
The figures 7.43, 7.44, 7.45, 7.46, 7.47, 7.48 refer to results for test after modifications with
manipulation, data transfer and branch instructions.
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Figure 7.43: Results for test after modifications with manipulation, data transfer and branch
instructions - Processor axtRISC621
Figure 7.44: Results for test after modifications with manipulation, data transfer and branch
instructions - Processor dnm_RISC621_v
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Figure 7.45: Results for test after modifications with manipulation, data transfer and branch
instructions - Processor dxpRISC521pipe_v
Figure 7.46: Results for test after modifications with manipulation, data transfer and branch
instructions - Processor nxpRISC621pipe_v
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Figure 7.47: Results for test after modifications with manipulation, data transfer and branch
instructions - Processor tflRISC621_v
Figure 7.48: Results for test after modifications with manipulation, data transfer and branch
instructions - Processor vxkRISC621_v
Chapter 8
Conclusion
A novel reconfigurable model for RISC Processors is designed with configuration data in one
text file. The following characteristics of the model can be configured: Processor Architecture
(Von Neumann or Harvard), instruction word size (12, 14 or 16-bit architecture), number of
registers (8, 16, or 32 registers), instructions, etc. The instruction set is classified into three
types: manipulation, branch and data transfer instructions. System C is used to design the model
and this C++ library permits to create high-performance models in hardware. The main purpose
of designing a model was to accelerate the hardware development of processors.
Both the model and DUT have randomly generated instructions as their input, and their out-
puts are compared. If a discrepancy was found in this comparison, the error is detected test bench
which is designed to classify the errors based on model test results. Along with the model, a test
bench generator and random test generator were developed as a part of the project. They also use
the same configuration file used to define the processor model.
As such, the configuration file can:
• Provide the information necessary for the random code generator to generate the instruc-
tions used by the model and the test bench. The test bench uses this memory as input for
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the device (hardware) under test.
• Set how the model is going to operate, determining which characteristics the model had to
comply.
• Provide information to the test bench generator to create a test bench.
As part of model development, two processors (12-bit and 14-bit processors) from a pool of
samples were chosen and corrected to serve as a standard for their particular architectural fea-
tures.The model and processor were tested using random instructions and their outputs were
compared to validate operation.
After certifying that a golden model was working correctly, the final tests were applied to six
processors and results logged. Each DUT is subjected to 1500 tests, with 1000 instructions in
each test. The test bench kept track of the errors. Any mismatch between the output of the model
and DUT is considered as an error.
For one DUT, the leading cause of failure is incorrect status flag assignments and implemen-
tation of instructions. For other five processors, the errors are diversified and included depen-
dency issues and uninitialized flags. In almost all the processors the status flags are not correctly
assigned in the DUT because of the non-uniformity in the design.
For future work, all code developed in this graduate project can be used to explore other
possibilities. For example, it can be used to allow the development and test of reconfigurable
multiprocessor architectures and to test processors that have other reconfigurable parameters
not covered in this work. No tests were performed on 16-bit processors and can be tested in a
future project. The model could also consider a future work with SIMD instructions, already
implemented in all devices under tests and not present in the model. The specification is not
clear about the status flags use. The error detection methodology was affected because each
hardware was implemented in a different way. Flag information can be part of the configuration
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information or the specification has to be complete to avoid simple errors, detected during the
tests.
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Table I.1: Manipulation Instructions
Instruction Description Operation Syntax Example Machine
Code for 12
bits
ADD Addition of two
registers








ADDC Addition of one
register and one
constant
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SUB Subtraction of
two registers
Ri = Ri - Rj SUB <Ri>,
<Rj>;















































DIV Division of one
register by
another register
Ri = Ri / Rj DIV <Ri>,
<Rj>;
DIV R6, R7; <opcode for
DIV> 110
111
DIVC Division of one
register by one
constant







DIVC R2, 3 <code for
DIVC> 010
011



















SHLL Shift Left Logic
of a register by
a constant
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I.2 Transfer Instructions
Table I.2: Transfer Instructions
















































































































































































































































[1]Obs: Ri can be represented from registers R3 to R7 only for 12-bit processor. For 14-bit
processor, from registers R3 to R15 only, and from registers R3 to R31 only for 16-bit processor.
[2]Obs: Ri can be a representation for registers from R3 to R7 only for 12-bit processor,
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from registers R3 to R15 only for 14-bit processor and from registers R3 to R31 only for 16-bit
processor.
I.3 Branch Instructions
Table I.3: Branch Instructions






































































































































































































































































































































































































































RET RET <code for
RET> xxx
xxx
[3]if Ri = 0, the Address contained in this function.
if Ri = 1, the Address contained in this function plus the Program Counter value.
if Ri = 2, the Address contained in Stack Pointer.
if Ri greater than 2, the Address contained in this function plus the value of R[Rj].
[4]JMPU: Two machine codes are present for JMPU, one machine code specific for the in-
struction code, Jump unconditional, and other machine code that represents the destination ad-
dress. Rj must be zero.
Obs:The instruction that Jump unconditional is pointing is at address 0x03F and all bits rela-
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tive to CNVZ status (Carry, Negative, Overflow and Zero flags) are zero. According to the value
of Ri, Program Counter value will change.
[5]JMPC: Two machine codes are present for JMPC, one machine code for the instruction
code, Jump if Carry, and other machine code specific for the destination address. The status bits
must be 4’b1000, or 0x8 for 12 and 14-bit processors. For 16-bit processor the status bits must
be 4’b10000 or 0x10 .
Obs:The instruction that Jump if Carry is pointing is at address 0x00F and all bits relative to
CNVZ status is 0x8. According to the value of Ri, Program Counter value will change.
[6]JMPN: Two machine codes are present here, one machine code for the instruction code,
Jump if Negative, and other for the destination address. The status bits must be 4’b0100, or 0x4
for 12 and 14 bits and 4’b01000, or 0x8 for 16 bits.
Obs:The instruction that Jump if Negative is pointing is at address 0x00F and all bits relative
to CNVZ status are 0x4. According to the value of Ri, PC value will change.
[7]JMPV: Two machine codes are present here for this instruction code, one machine code
for the instruction code, Jump if Overflow, and other for the destination address. The status bits
must be 4’b0010, or 0x2 for 12 and 14 bits and 4’b0100, or 0x4 for 16 bits.
Obs:The instruction that Jump if Overflow is pointing is at address 0x00F and all bits relative
to CNVZ status are 0x2. According to the value of Ri, Program Counter value will change.
[8]JMPZ: Two machine codes are present for this instruction, one machine code for the in-
struction code, Jump if Zero, and other for the destination address. The status bits must be
4’b0001, or 0x1 for 12 and 14 bits and 4’b0010, or 0x2 for 16 bits.
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Obs:The instruction that Jump if Zero is pointing is at address 0x00F and all bits relative to
CNVZ status are 0x1. According to the value of Ri, Program Counter value will change.
[9]JMPNC: Two machine codes are present for this instruction, one machine code for the
instruction code, Jump if Not Carry, and other for the destination address. The status bits must
be 4’b0111, or 0x7 for 12 and 14-bit processors. For 16-bit processor the status bits must be
5’b01110 or 0xE .
Obs:The instruction that Jump if Carry is pointing is at address 0x00F and all bits relative to
CNVZ status is 0x7. According to the value of Ri, Program Counter value will change.
[10]JMPNN: Two machine codes are present for this instruction, one machine code for the
instruction code, Jump if Not Negative and other for the destination address. The status bits must
be 4’b1011, or 0xB for 12 and 14-bit processors. For 16-bit processor the status bits must be
5’b10110 or 0x16.
Obs:The second instruction represents the offset address for Jump if Not Negative. It is point-
ing is at address 0x00F and all bits relative to CNVZ status are 0xB. According to the value of
Ri, Program Counter value will change.
[11]JMPNV: Two machine codes are present here, one machine code for the instruction code,
Jump if Not Overflow and other for the destination address. The status bits must be 4’b1101, or
0xD for 12 and 14-bit processors. For 16-bit processor the status bits must be 5’b11010 or 0x1A.
Obs:The second instruction represents the offset address for Jump if Not Overflow. It is
pointing is at address 0x00F and all bits relative to CNVZ status are 0xD. According to the value
of Ri, Program Counter value will change.
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[12]JMPNZ: Two machine codes are present, one machine code for the instruction code,
Jump if Not Zero and other for the destination address. The status bits must be 4’b1110, or 0xE
for 12 and 14-bit processors. For 16-bit processor the status bits must be 5’b11100 or 0x1C.
Obs:The second instruction represents the offset address for Jump if Not Zero. It is pointing
is at address 0x00F and all bits relative to CNVZ status are 0xE. According to the value of Ri,
PC value will change.
[13]Call: Two machine codes are present, one for the instruction code CALL and one for the
next destination address.






#Number of bits for the processor










#note: to set the architecture as Harvard, use '0'.
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#Opcode size - Number of bits reserved for the opcode
#note: In this project we use all opcode size as 6, for 12, 14 or 16
#bit processors.
#This information could be hardcoded but it is maintained in the




#Operand sizes for manipulation instructions, LOAD, STORE, COPY
#and SWAP
#note:
#For 12-bit, the operand size is 3 (12 bits: Opcode Size: 6 bits; Oper.
1: 3 bits; Oper. 2: 3 bits).
#For 14-bit, the operand size is 4 (14 bits: Opcode Size: 6 bits; Oper.
1: 4 bits, Oper. 2: 4 bits).
#For 16-bit, the operand size is 5 (16 bits: Opcode Size: 6 bits, Oper.
1: 5 bits, Oper. 2: 5 bits).
operand1_size:0x4
operand2_size:0x4
#note: for JUMP, CALL and RET, Ri will be defined by: (number of








#operand1_size + operand2_size + opcode_size has to be equal
#to bits
#memory size; it's size of program memory & data memory
#individually
#memory_size: 0x100 #operand1_size + operand2_size + opcode_size
#has to be equal to bits






#note: It is used the following address for the Stack Pointer Top:
#For 12-bit processor: 0x1FEF = 0x1FF-0x10(Reserved for I/Os)
#For 14-bit processor: 0x3FEF = 0x3FF-0x10(Reserved for I/Os)






#note: To configure as up (i.e. lower to higher address) use '0'









#note: instruction mapping used by the random code generator
#mnemonics (with their explaination) reserved by the test
#environment
#NOTE: mapping should occur before mnemonic : opcode definition
start_mapping:
ADD : ADD ;
SUB : SUB ;
ADDC : ADDC ;
SUBC : SUBC ;
MUL : MUL ;
DIV : DIV ;
MULC : MULC ;
DIVC : DIVC ;
NOT : NOT ;
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AND : AND ;
OR : OR ;
XOR : XOR ;
SHLL : SHLL ;
SHRL : SHRL ;
SHLA : SHLA ;
SHRA : SHRA ;
ROTL : ROTL ;
ROTR : ROTR ;
RTLC : RTLC ;
RTRC : RTRC ;
COPY : COPY ;
SWAP : SWAP ;
LOAD : LOAD ;
STORE : STORE ;
JUMP : JUMP ;
CALL : CALL ;





#note: All opcodes that the generator and the model can satisfy
#must be declared here.
# There are three differente sections in the opcode section:
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# - Data Transfer Functions
# - Manipulation Functions
# - Branch Functions
#All declarations has to repect the maximum opcode size. For 6
#bits, the opcode cannot be greater than 0x3F
#If the opcode is not declared, the generator will not include
#this instruction as part as it generated code
#for program memory (for Harvard) or memory (VonNeumann).
opcode:
#Transfer










































#Name of the files used by the Testbench generator








#Number of stalls for load,store,call and jump
#note: this information is used by the testbench generator to










# i n c l u d e " p r o c e s s o r . h "
# i n c l u d e " math . h "
# i n c l u d e <ct ime >
# d e f i n e RAM_SIZE 65536
c o n s t char * v i n i t [ ] = {
" b i t s : " ,
" r e g i s t e r s : " ,
" a r c h i t e c t u r e : " ,
" o p c o d e _ s i z e : " ,
" o p e r a n d 1 _ s i z e : " , / / o p e r a n d _ i _ s i z e
" o p e r a n d 2 _ s i z e : " , / / o p e r a n d _ j _ s i z e
" dm_size : " ,
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" memory_size : " ,
" p c _ i n _ p c _ r e l a t i v e : " ,
" opcode : " ,
" s t a r t _ d a t a _ t r a n s f e r : " ,
" e n d _ d a t a _ t r a n s f e r : " ,
" s t a r t _ m a n i p u l a t i o n : " ,
" e n d _ m a n i p u l a t i o n : " ,
" s t a r t _ b r a n c h : " ,
" end_branch : " ,
"EOF : "
} ;
i n t n u m b e r _ o f _ b i t s ;
i n t a r c h i t e c t u r e ;



































SC_MODULE ( p r o c e s s o r ) {
p r i v a t e :
i n t mnemonic_LOAD ;
i n t mnemonic_STORE ;
i n t mnemonic_ADD ;
i n t mnemonic_SUB ;
i n t mnemonic_ADDC ;
i n t mnemonic_SUBC ;
i n t mnemonic_MUL ;
i n t mnemonic_DIV ;
i n t mnemonic_MULC ;
i n t mnemonic_DIVC ;
i n t mnemonic_NOT ;
i n t mnemonic_AND ;
i n t mnemonic_OR ;
i n t mnemonic_XOR ;
i n t mnemonic_SHLL ;
i n t mnemonic_SHRL ;
i n t mnemonic_SHLA ;
i n t mnemonic_SHRA ;
i n t mnemonic_ROTL ;
i n t mnemonic_ROTR ;
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i n t mnemonic_RTLC ;
i n t mnemonic_RTRC ;
i n t mnemonic_COPY ;
i n t mnemonic_SWAP ;
i n t mnemonic_JUMP ;
i n t mnemonic_CALL ;
i n t mnemonic_RET ;
unsigned i n t c a l l e d ;
unsigned i n t r i ;
unsigned i n t r j ;
unsigned i n t opcode ;
unsigned i n t i n s t r _ w o r d ;
bool double_mnemonic ;
unsigned i n t d_mnemonic ;
unsigned i n t d_Ri , d_Rj , v_Ri , v_Rj ;
i n t p c _ i n _ p c _ r e l a t i v e ;
unsigned i n t r e g i s t e r _ [ 3 2 ] ;
i n t pc ;
s t r u c t s r 1
{
unsigned char c a r r y ;
unsigned char n e g a t i v e ;
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unsigned char z e r o ;
unsigned char o v e r f l o w ;
} ;
s t r u c t s r 1 s r ;
s t r u c t s r 1 s r_ t emp ;
i n t t o p _ o f _ s t a c k , sp ;
p u b l i c :
i n t n u m b e r _ o f _ r e g i s t e r s ;
i n t o p c o d e _ s i z e ;
i n t o p e r a n d _ i _ s i z e ;
i n t o p e r a n d _ j _ s i z e ;
i n t dm_size ;
i n t memory_size ;
unsigned i n t r e g i s t e r s _ m a s k ;
i n t opcode_mask ;
i n t operand_ i_mask ;
i n t operand_ j_mask ;
i n t dm_size_mask ;
i n t memory_size_mask ;
/ / Uses two d i f f e r e n t bus se s , one f o r
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/ / i n p u t da ta and o t h e r f o r o u t p u t da ta
/ / 16− b i t s each
/ /
/ / 16− b i t Addres s
/ / 65536 p o s i t i o n f o r memory
/ /
unsigned i n t mem_RAM [RAM_SIZE ] ;
s c _ i n < s c _ l v <16> > i n _ b u s ;
s c _ o u t < s c _ l v <16> > o u t _ b u s ;
s c _ i n <bool > c l k ;
/ / i f rw == 1 , read
/ / i f rw == 0 , w r i t e
s c _ i n <bool > rw ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 0 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 1 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 2 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 3 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 4 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 5 ;
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s c _ o u t < s c _ l v <16> > R e g i s t e r _ 6 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 7 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 8 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 9 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 1 0 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 1 1 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 1 2 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 1 3 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 1 4 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 1 5 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 1 6 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 1 7 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 1 8 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 1 9 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 2 0 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 2 1 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 2 2 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 2 3 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 2 4 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 2 5 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 2 6 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 2 7 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 2 8 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 2 9 ;
s c _ o u t < s c _ l v <16> > R e g i s t e r _ 3 0 ;
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s c _ o u t < s c _ l v <16> > R e g i s t e r _ 3 1 ;
s c _ o u t < s c _ l v <16> > PC ;
s c _ o u t < s c _ l v <16> > SR ;
s c _ o u t < s c _ l v <16> > SP ;
s c _ o u t < s c _ l v <16> > a d d r _ b u s ; / / FIXME i n o u t
s c _ o u t < s c _ l v <16> > d a t a _ b u s ;
/ / p r o c _ i n i t _ c o n f i g
/ / Reads t h e c o n f i g u r a t i o n f i l e t o i d e n t i f y p a r a m e t e r s f o r t h e
p r o c e s s o r
/ / Arguments : Void
unsigned i n t read_RAM ( unsigned i n t a d d r e s s )
{
unsigned i n t d a t a ;
/ / c o u t << " read_RAM : Addres s : " << hex << a d d r e s s << e n d l ;
d a t a = mem_RAM [ a d d r e s s ] ;
/ / c o u t << " read_RAM : Data : " << hex << da ta << e n d l ;
d a t a _ b u s = ( s c _ l v <16> ) d a t a ;
a d d r _ b u s = ( s c _ l v <16> ) a d d r e s s ;
re turn d a t a ;
}
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void write_RAM ( unsigned i n t a d d r e s s , unsigned i n t d a t a )
{
/ / c o u t << " write_RAM : Addres s : " << hex << a d d r e s s << e n d l ;
mem_RAM [ a d d r e s s ] = d a t a ;
/ / c o u t << " write_RAM : Data : " << hex << da ta << e n d l ;
d a t a _ b u s = ( s c _ l v <16> ) d a t a ;
a d d r _ b u s = ( s c _ l v <16> ) a d d r e s s ;
/ / c o u t << "RAM p o s i t i o n : " << a d d r e s s << " , Data : " << da ta
<< e n d l ;
}
void p r o c _ i n i t _ d a t a _ m e m o r y ( c o n s t char * f i l e _ n a m e )
{
s t d : : i f s t r e a m f p _ i n ;
s t r i n g b u f f e r ;
v e c t o r < s t r i n g > d e f i n e _ l i s t ( v i n i t , end ( v i n i t ) ) ;
f p _ i n . open ( f i l e _ n a m e , i o s : : i n | i o s : : b i n a r y ) ;
i f ( f p _ i n . i s _ o p e n ( ) )
{
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c o u t << " data_memory f i l e opened f o r r e a d i n g " << e n d l ;
f p _ i n . seekg ( 0 , i o s : : beg ) ;
}
e l s e
{
c o u t << " Unable t o open d a t a memory f o r r e a d i n g " ;
}
i f ( f p _ i n . i s _ o p e n ( ) )
{
i n t i = 0 ;
whi le ( ! f p _ i n . e o f ( ) )
{
g e t l i n e ( f p _ i n , b u f f e r ) ;
i f ( ( b u f f e r [ 0 ] == ’ / ’ ) && ( b u f f e r [ 1 ] == ’ / ’ ) )
{
c o u t << " Comment ! " << e n d l ;
}
e l s e
{
i f ( b u f f e r [ 0 ] == ’@’ )
{
s t r i n g s t r _ A d d r e s s ;
s t r i n g s t r _ D a t a ;
long l A d d r e s s ;
long l D a t a ;
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/ / c o u t << " L ine " << i << " : " << b u f f e r << e n d l ;
i ++;
s i z e _ t pos = b u f f e r . f i n d ( ’ \ t ’ ) ;
s t r _ A d d r e s s = b u f f e r . s u b s t r ( 1 , pos −1) ;
s t r _ D a t a = b u f f e r . s u b s t r ( pos +1) ;
/ / cou t <<"Addr B u f f e r :<"<< s t r _ A d d r e s s << "> "<< e n d l ;
/ / cou t <<"Data B u f f e r :<"<< s t r _ D a t a <<"> "<< e n d l ;
s t r i n g s t r e a m ( s t r _ A d d r e s s ) >> hex >> l A d d r e s s ;
s t r i n g s t r e a m ( s t r _ D a t a ) >> hex >> l D a t a ;
/ / cou t <<" Addres s : <0x"<< l A d d r e s s << hex <<">"<< e n d l ;
/ / cou t <<" Data : <0x"<<lData << hex << ">" <<e n d l ;




i f ( f p _ i n . i s _ o p e n ( ) )
{
c o u t << " Close Data Memory opened f o r r e a d i n g " << e n d l ;





void p r o c _ i n i t _ c o n f i g ( c o n s t char * f i l e _ n a m e )
{
s t d : : i f s t r e a m f p _ i n ;
s t r i n g b u f f e r ;
v e c t o r < s t r i n g > d e f i n e _ l i s t ( v i n i t , end ( v i n i t ) ) ;
f p _ i n . open ( " . . / c o n f i g u r a t i o n . t x t " , i o s : : i n | i o s : : b i n a r y ) ;
i f ( f p _ i n . i s _ o p e n ( ) )
{
c o u t << " f i l e opened f o r r e a d i n g " << e n d l ;
f p _ i n . seekg ( 0 , i o s : : beg ) ;
}
e l s e
{
c o u t << " Unable t o open c o n f i g u r a t i o n . t x t f o r r e a d i n g " ;
}
i f ( f p _ i n . i s _ o p e n ( ) )
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{
whi le ( ! f p _ i n . e o f ( ) )
{
g e t l i n e ( f p _ i n , b u f f e r ) ;
i f ( b u f f e r [ 0 ] == COMMENT_CHAR )
{
/ / c o u t << " \ n " <<"Comment ! " ;
}
e l s e
{
i n t i = 0 ;
i n t i S t r I n d e x =0;
v e c t o r < s t r i n g > : : i t e r a t o r i t ;
f o r ( i t = d e f i n e _ l i s t . b e g i n ( ) ; i t != d e f i n e _ l i s t . end ( ) ; i t ++
)
{
s i z e _ t szHotWordIndex = b u f f e r . f i n d (* i t ) ;
/ / c o u t << * i t << s t d : : e n d l ;
i f ( s t r i n g : : npos == szHotWordIndex )
{
/ / c o u t << " cade " << * i t << e n d l ;
}
e l s e
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{
/ / s t r i n g i _ s t r i n g = s t d : : t o _ s t r i n g ( i ) ;
/ / c o u t << " \ n b u f f e r :"<< b u f f e r << " / i : " << i
;
sw i t ch ( i )
{
case 0 :
/ / c o u t << " \ n"<< b u f f e r . s u b s t r ( 7 , 2 ) ;
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( 7 , 2 ) ) >> hex >>
n u m b e r _ o f _ b i t s ;
c o u t << " Number o f B i t s : " << n u m b e r _ o f _ b i t s << e n d l ;
r e g i s t e r s _ m a s k = pow ( 2 , n u m b e r _ o f _ b i t s ) − 1 ;
c o u t << " R e g i s t e r s Mask : " << r e g i s t e r s _ m a s k << e n d l ;
break ;
case 1 :
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( 1 2 , 2 ) ) >> hex >>
n u m b e r _ o f _ r e g i s t e r s ;
c o u t << " Number o f R e g i s t e r s : " << n u m b e r _ o f _ r e g i s t e r s
<< e n d l ;
n u m b e r _ o f _ r e g i s t e r s = 3 2 ; / / FIXME
c o u t << " oops , Number o f R e g i s t e r s : " <<




s t r i n g s t r e a m ( b u f f e r . s u b s t r ( 1 3 , 1 ) ) >> hex >>
a r c h i t e c t u r e ;
c o u t << " A r c h i t e c t u r e : " << a r c h i t e c t u r e << e n d l ;
break ;
case 3 :
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( 14 ,1 ) ) >> hex
>> o p c o d e _ s i z e ;
c o u t << " Opcode S i z e : " << o p c o d e _ s i z e << e n d l ;
opcode_mask = pow ( 2 , o p c o d e _ s i z e ) − 1 ;
c o u t << " opcode_mask : " << opcode_mask << e n d l ;
break ;
case 4 :
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( 16 ,1 ) ) >> hex >>
o p e r a n d _ i _ s i z e ;
c o u t << " Operand1 S i z e : " << o p e r a n d _ i _ s i z e << e n d l ;
ope rand_ i_mask = pow ( 2 , o p e r a n d _ i _ s i z e ) − 1 ;




s t r i n g s t r e a m ( b u f f e r . s u b s t r ( 16 ,1 ) ) >> hex >>
o p e r a n d _ j _ s i z e ;
c o u t << " Operand2 S i z e : " << o p e r a n d _ j _ s i z e << e n d l ;
ope rand_ j_mask = pow ( 2 , o p e r a n d _ j _ s i z e ) − 1 ;
c o u t << " operand_ j_mask : "<< operand_ j_mask << e n d l ;
break ;
case 6 :
c o u t << "DEBUG: " << b u f f e r . s u b s t r ( 10 ,1 ) << e n d l ;
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( 10 ,1 ) ) >> hex >>
dm_size ;
c o u t << "Dm S i z e : " << dm_size << e n d l ;
dm_size_mask = pow ( 2 , dm_size ) − 1 ;
c o u t << " dm_size_mask : "<< dm_size_mask << e n d l ;
c o u t << " S t a c k P o i n t e r : " << sp << e n d l ;
break ;
case 7 :
c o u t << "DEBUG: " << b u f f e r . s u b s t r ( 15 ,1 ) << e n d l ;
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( 15 ,1 ) ) >> hex >>
memory_size ;
c o u t << "Memory S i z e : " << memory_size << e n d l ;
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memory_size_mask=pow ( 2 , memory_size ) − 1 ;
c o u t << " memory_size_mask : "<< memory_size_mask <<
e n d l ;
i f ( a r c h i t e c t u r e == 0 ) / / Harvard
t o p _ o f _ s t a c k = dm_size_mask − 16 − 1 ;
e l s e i f ( a r c h i t e c t u r e == 1 ) / / Von Neuman
t o p _ o f _ s t a c k = memory_size_mask − 16 − 1 ;
/ / S t a c k P o i n t e r i s d e f i n e d a t t h e end o f t h e memory , p r i o r t o
IO mapping
sp = t o p _ o f _ s t a c k ;
c o u t << " Top of Stock , S t a c k P o i n t e r : " << sp << e n d l ;
break ;
case 8 :
c o u t << " S t r i n g : " << b u f f e r << e n d l ;
c o u t << "DEBUG: "<< b u f f e r . s u b s t r ( 18 ,1 ) << e n d l ;
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( 18 ,1 ) ) >> hex >>
p c _ i n _ p c _ r e l a t i v e ;
c o u t << " PC i n PC R e l a t i v e f o r LOAD STORE JUMP and




c o u t << " b u f f e r : "<< b u f f e r << " / i : " << i
<< e n d l ;
break ;
case 1 0 :
c o u t << " b u f f e r : "<< b u f f e r << " / i : " << i << e n d l ;
f o r ( i = 0 ; i < 2 ; i ++ )
{
s t r i n g buf_aux , buf_aux1 ;
s i z e _ t pos1 , pos2 ;
g e t l i n e ( f p _ i n , b u f f e r ) ;
i f ( b u f f e r [ 0 ] == COMMENT_CHAR )
{
}
e l s e
{
c o u t << "−−−−−−−−−−Data T r a n s f e r Func t i on−−−−−−−−−−−
" << b u f f e r << e n d l ;
s t r i n g b = ( s t r i n g ) d a t a _ t r a n s f e r _ i n s t r u c t i o n s [ i ] ;
pos1 = b u f f e r . f i n d ( b ) ;
buf_aux = b u f f e r . s u b s t r ( b . s i z e ( ) +2) ;
117
c o u t << " Debug : buf_aux =>" << buf_aux << e n d l ;
pos2 = b u f f e r . f i n d ( ’ : ’ ) ;
c o u t << " Debug : pos1=> " << pos1 << e n d l ;
c o u t << " Debug : pos2=> " << pos2 << e n d l ;
buf_aux1 = b u f f e r . s u b s t r ( pos1 , pos2−pos1 ) ;
c o u t << " Debug : buf =>" << buf_aux1 << " ! " << e n d l ;
cou t <<" Debug : t e s t = >: "<< b u f f e r . s u b s t r ( pos2 , b u f f e r .
s i z e ( )−pos2 −1) << e n d l ;
i f ( buf_aux1 . compare ( d a t a _ t r a n s f e r _ i n s t r u c t i o n s [ 0 ] )
== 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_LOAD ;
c o u t << " mnemonic_LOAD : " << mnemonic_LOAD << e n d l
;
}
i f ( buf_aux1 . compare ( d a t a _ t r a n s f e r _ i n s t r u c t i o n s
[ 1 ] ) == 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_STORE ;
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c o u t << " mnemonic_STORE : " << mnemonic_STORE <<





case 1 1 :
c o u t << " b u f f e r : "<< b u f f e r << " / i : " << i << e n d l ;
break ;
case 1 2 :
c o u t << " b u f f e r : "<< b u f f e r << " / i : " << i << e n d l ;
f o r ( i = 0 ; i < 2 2 ; i ++ )
{
s t r i n g buf_aux , buf_aux1 , buf_aux2 ;
s i z e _ t pos1 ;
s i z e _ t pos2 ;
g e t l i n e ( f p _ i n , b u f f e r ) ;
i f ( b u f f e r [ 0 ] == COMMENT_CHAR )
{
/ / i −−;
}
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e l s e
{
c o u t << e n d l <<"−−−−−−−−−M a n i p u l a t i o n Func t i on
−−−−−−−−−" << e n d l << b u f f e r << e n d l ;
s t r i n g b = ( s t r i n g ) m a n i p u l a t i o n _ i n s t r u c t i o n s [ i ] ;
c o u t << b << e n d l ;
pos1 = b u f f e r . f i n d ( b ) ;
buf_aux = b u f f e r . s u b s t r ( b . s i z e ( ) +2) ;
c o u t << " Debug : buf_aux => " << buf_aux << e n d l ;
pos2 = b u f f e r . f i n d ( ’ : ’ ) ;
c o u t << " Debug : pos1=> " << pos1 << e n d l ;
c o u t << " Debug : pos2=> " << pos2 << e n d l ;
buf_aux1 = b u f f e r . s u b s t r ( pos1 , pos2−pos1 ) ;
c o u t << " Debug : buf =>" << buf_aux1 << " ! " << e n d l ;
c o u t << " Debug : t e s t => "<< b u f f e r . s u b s t r ( pos2 ,
b u f f e r . s i z e ( )−pos2 −1) << e n d l ;
i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s [ 0 ] )
== 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_ADD ;
120
c o u t << "mnemonic_ADD : " << mnemonic_ADD << e n d l ;
}
i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s [ 1 ] )
== 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_SUB ;
c o u t << " mnemonic_SUB : " << mnemonic_SUB << e n d l ;
}
i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s [ 2 ] )
== 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_ADDC ;
c o u t << "mnemonic_ADDC : " << mnemonic_ADDC << e n d l ;
}
i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s [ 3 ] )
== 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_SUBC ;
c o u t << " mnemonic_SUBC : " << mnemonic_SUBC << e n d l ;
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}
i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s [ 4 ] )
== 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_NOT ;
c o u t << " mnemonic_NOT : " << mnemonic_NOT << e n d l ;
}
i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s [ 5 ] )
== 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_AND ;
c o u t << "mnemonic_AND : " << mnemonic_AND << e n d l ;
}
i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s [ 6 ] )
== 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_OR ;
c o u t << " mnemonic_OR : " << mnemonic_OR << e n d l ;
}
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i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s [ 7 ] )
== 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_XOR ;
c o u t << "mnemonic_XOR : " << mnemonic_XOR << e n d l ;
}
i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s [ 8 ] )
== 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_SHLL ;
c o u t << " mnemonic_SHLL : " << mnemonic_SHLL << e n d l ;
}
i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s [ 9 ] )
== 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_SHRL ;
c o u t << " mnemonic_SHRL : " << mnemonic_SHRL << e n d l ;
}
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i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s
[ 1 0 ] ) == 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_SHLA ;
c o u t << " mnemonic_SHLA : " << mnemonic_SHLA << e n d l ;
}
i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s
[ 1 1 ] ) == 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_SHRA ;
c o u t << " mnemonic_SHRA : " << mnemonic_SHRA << e n d l ;
}
i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s
[ 1 2 ] ) == 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_ROTL ;
c o u t << " mnemonic_ROTL : " << mnemonic_ROTL << e n d l ;
}
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i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s
[ 1 3 ] ) == 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_ROTR ;
c o u t << " mnemonic_ROTR : " << mnemonic_ROTR << e n d l ;
}
i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s
[ 1 4 ] ) == 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_RTLC ;
c o u t << " mnemonic_RTLC : " << mnemonic_RTLC << e n d l ;
}
i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s
[ 1 5 ] ) == 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_RTRC ;
c o u t << " mnemonic_RTRC : " << mnemonic_RTRC << e n d l ;
}
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i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s
[ 1 6 ] ) == 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_MUL ;
c o u t << "mnemonic_MUL : " << mnemonic_MUL << e n d l ;
}
i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s
[ 1 7 ] ) == 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_DIV ;
c o u t << " mnemonic_DIV : " << mnemonic_DIV << e n d l ;
}
i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s
[ 1 8 ] ) == 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_MULC ;
c o u t << "mnemonic_MULC : " << mnemonic_MULC << e n d l ;
}
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i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s
[ 1 9 ] ) == 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_DIVC ;
c o u t << " mnemonic_DIVC : " << mnemonic_DIVC << e n d l ;
}
i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s
[ 2 0 ] ) == 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_COPY ;
c o u t << " mnemonic_COPY : " << mnemonic_COPY << e n d l ;
}
i f ( buf_aux1 . compare ( m a n i p u l a t i o n _ i n s t r u c t i o n s
[ 2 1 ] ) == 0 )
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_SWAP ;






case 1 3 :
c o u t << " b u f f e r : "<< b u f f e r << " / i : " << i << e n d l ;
break ;
case 1 4 :
/ / I n i t i a l i z e mnemonics JUMP, CALL and RETURN
/ / T h e i r R e g i s t e r s have d i f f e r e n t s i z e and case i t were
n o t i n i t i a l i z e d as b i g numbers , t h e y can be
c o n f u s e d w i t h
/ / t h e mnemonic t h a t r e c e i v e s t h e v a l u e z e r o and mmake
r i and r j wrong
mnemonic_JUMP = 255 ;
mnemonic_CALL = 255 ;
mnemonic_RET = 255 ;
c o u t << " b u f f e r : "<< b u f f e r << " / i : " << i << e n d l ;
f o r ( i = 0 ; i < 3 ; i ++ )
{
s t r i n g buf_aux , buf_aux1 ;
s i z e _ t pos1 , pos2 ;
g e t l i n e ( f p _ i n , b u f f e r ) ;
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i f ( b u f f e r [ 0 ] == COMMENT_CHAR )
{
}
e l s e
{
c o u t << e n d l <<"−−−−−−−−−−Branch Func t ion−−−−−−−−−"
<< b u f f e r << e n d l ;
s t r i n g b = ( s t r i n g ) b r a n c h _ i n s t r u c t i o n s [ i ] ;
pos1 = b u f f e r . f i n d ( b ) ;
buf_aux = b u f f e r . s u b s t r ( b . s i z e ( ) +2) ;
c o u t << " Debug : buf_aux => " << buf_aux << e n d l ;
pos2 = b u f f e r . f i n d ( ’ : ’ ) ;
c o u t << " Debug : pos1=> " << pos1 << e n d l ;
c o u t << " Debug : pos2=> " << pos2 << e n d l ;
buf_aux1 = b u f f e r . s u b s t r ( pos1 , pos2−pos1 ) ;
c o u t << " Debug : buf =>" << buf_aux1 << " ! " << e n d l ;
c o u t << " Debug : t e s t => "<< b u f f e r . s u b s t r ( pos2 ,
b u f f e r . s i z e ( )−pos2 −1) << e n d l ;




s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_JUMP ;
c o u t << " mnemonic_JUMP : " << mnemonic_JUMP << e n d l ;
}
i f ( buf_aux1 . compare ( b r a n c h _ i n s t r u c t i o n s [ 1 ] ) == 0
)
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_CALL ;
c o u t << " mnemonic_CALL : " << mnemonic_CALL << e n d l ;
}
i f ( buf_aux1 . compare ( b r a n c h _ i n s t r u c t i o n s [ 2 ] ) == 0
)
{
s t r i n g s t r e a m ( b u f f e r . s u b s t r ( b u f f e r . f i n d ( " 0x " ) ,
b u f f e r . s i z e ( )−pos2 −1) ) >> hex >> mnemonic_RET ;





case 1 5 :
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c o u t << " b u f f e r : "<< b u f f e r << " / i : " << i << e n d l ;
break ;









f p _ i n . c l o s e ( ) ;
c o u t << " F i l e c l o s e d f o r Reading " << e n d l ;
}
void p r o c _ f e t c h _ e x e c _ s t o r e ( void )
{
unsigned i n t i n p u t _ d a t a , temp ;
unsigned i n t temp1 , temp2 , temp3 ;
unsigned i n t over1 , over2 , ove r3 ;
unsigned i n t i ;
whi le ( 1 )
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{
i f ( pc == 0 )
{
PC = ( s c _ l v <16> ) 0 ;
}
a d d r _ b u s = ( s c _ l v <16> ) 0 ;
d a t a _ b u s = ( s c _ l v <16> ) 0 ;
/ / c o u t << "FETCH" ;
pc = pc + 1 ;
/ / mem_RAM[ pc +1] = pc ; / / Debug
i n p u t _ d a t a = i n _ b u s . r e a d ( ) . t o _ u i n t ( ) ;
c o u t << " I n p u t Data : " << i n p u t _ d a t a << "−−" << i n _ b u s . r e a d
( ) << e n d l ;
i n s t r _ w o r d = i n p u t _ d a t a ;
temp = i n p u t _ d a t a ;
temp = temp & operand_ j_mask ;
r j = temp ;
temp = i n p u t _ d a t a ;
temp = temp >> o p e r a n d _ j _ s i z e ;
temp = temp & operand_ i_mask ;
r i = temp ;
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temp = i n p u t _ d a t a ;
temp = temp >> ( o p e r a n d _ i _ s i z e + o p e r a n d _ j _ s i z e ) ;
temp = temp & opcode_mask ;
opcode = temp ;
c o u t << ">> Opcode : "<< opcode << e n d l ;
/ / c o u t << ">> Operand Ri : " << r i << e n d l ;
/ / c o u t << ">> Operand Rj : " << r j << e n d l ;
i f ( ( opcode == mnemonic_JUMP ) | | ( opcode ==
mnemonic_CALL ) | | ( opcode == mnemonic_RET ) )
{
c o u t << "JUMP CALL or RET" << e n d l ;
temp = i n p u t _ d a t a ;
temp = temp & 1 5 ;
r j = temp ;
c o u t << " r j : " << r j << e n d l ;
temp = i n p u t _ d a t a ;
temp = temp >> 4 ;
i f ( n u m b e r _ o f _ b i t s == 12 )
temp = temp & 3 ;
i f ( n u m b e r _ o f _ b i t s == 14 )
temp = temp & 1 5 ;
i f ( n u m b e r _ o f _ b i t s == 16 )
temp = temp & 6 3 ;
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r i = temp ;
c o u t << " r i : " << r i << e n d l ;
}
/ / c o u t << "EXECUTE: " << e n d l ;
i f ( double_mnemonic == t rue )
{
/ / LOAD
/ / Ri = 0 => R[ 0 ] = mem_RAM[ Addres s ]
/ / Ri = 1 => R[ 0 ] = mem_RAM[ Addres s + PC ]
/ / Ri = 2 => R[ 0 ] = mem_RAM[ SP ]
/ / Ri = from 3 t o 31 => R[ 0 ] = mem_RAM[ R e g i s t e r [ Ri ] +
Addres s ]
i f ( d_mnemonic == mnemonic_LOAD )
{
c o u t << " Second Mnemonic f o r LOAD" << e n d l ;
i f ( d_Ri == 0 )
{
c o u t << " d_Ri == 0 => r e g i s t e r _ [ " << r i << " ] r e c e i v e s
t h e d a t a from t h e a d d r e s s r e l a t i v e t o t h e Di r Add
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Memory from Data Memory" << e n d l ;
c o u t << " d_Rj : " << d_Rj << e n d l ;
r e g i s t e r _ [ d_Rj ] = read_RAM ( i n s t r _ w o r d ) ;
c o u t << " I n s t r u c t i o n Word : " << i n s t r _ w o r d << e n d l ;
c o u t << " R e g i s t e r [ d_Rj ] : " << r e g i s t e r _ [ d_Rj ] << e n d l ;
}
e l s e i f ( d_Ri == 1 )
{
i n t new_addres s ;
c o u t << " d_Ri == 1 => r e g i s t e r _ [ " << r i << " ] r e c e i v e s
t h e d a t a from t h e a d d r e s s PC + R e l a t i v e Address from
Data Memory" << e n d l ;
i f ( p c _ i n _ p c _ r e l a t i v e == 0 )
new_addres s = i n s t r _ w o r d + pc − 2 ;
e l s e i f ( p c _ i n _ p c _ r e l a t i v e == 1 )
new_addres s = i n s t r _ w o r d + pc ;
c o u t <<" LOAD − NEW ADDRESS: " << new_address << e n d l ;
i f ( a r c h i t e c t u r e == 0 )
new_addres s = new_addres s & dm_size_mask ;
e l s e i f ( a r c h i t e c t u r e == 1 )
new_addres s = new_addres s & memory_size_mask ;
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c o u t <<" LOAD − NEW ADDRESS: " << new_address << e n d l ;
r e g i s t e r _ [ d_Rj ] = read_RAM ( new_addres s ) ;
c o u t << " E f f e c t i v e Address : " << hex << i n s t r _ w o r d + pc
<< e n d l ;
c o u t << "R[ " << d_Rj << " ] = " <<hex << r e g i s t e r _ [ d_Rj
] ;
}
e l s e i f ( d_Ri == 2 )
{
i f ( sp < t o p _ o f _ s t a c k )
{
sp = sp + 1 ;
}
e l s e
{
c o u t << "TOP of t h e s t a c k " ;
}
c o u t << " d_Ri == 2 => r e g i s t e r _ [ " << r i << " ] r e c e i v e s
t h e d a t a from t h e a d d r e s s r e l a t i v e t o t h e SP " << e n d l ;
c o u t << "LOAD I n d i r e c t Mode − S t a c k P o i n t e r : " << sp <<
e n d l ;
r e g i s t e r _ [ d_Rj ] = read_RAM ( sp ) ;
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c o u t << " r e g i s t e r _ [ " << d_Rj << " ] = r e a d ( " << sp <<"
) == " << r e g i s t e r _ [ d_Rj ] << e n d l ;
}
e l s e
{
c o u t << " d_Ri == " << d_Ri << " => r e g i s t e r _ [ " << r i <<
" ] r e c e i v e s t h e v a l u e o f r e g i s t e r _ [ v_Ri ] " << e n d l ;
c o u t << " v_Ri " << v_Ri << e n d l ;
c o u t << " v_Rj " << v_Rj << e n d l ;
c o u t << " d_Ri " << d_Ri << e n d l ;
c o u t << " d_Rj " << d_Rj << e n d l ;
c o u t << " i n s t r _ w o r d " << i n s t r _ w o r d << e n d l ;
i f ( a r c h i t e c t u r e == 0 )
r e g i s t e r _ [ d_Rj ] = read_RAM ( ( i n s t r _ w o r d + r e g i s t e r _
[ d_Ri ] ) & dm_size_mask ) ;
e l s e i f ( a r c h i t e c t u r e == 1 )
r e g i s t e r _ [ d_Rj ] = read_RAM ( ( i n s t r _ w o r d + r e g i s t e r _
[ d_Ri ] ) & memory_size_mask ) ;
c o u t << " r e g i s t e r _ [ " << d_Rj <<" ] = read_RAM ( << " <<
i n s t r _ w o r d << " + " << r e g i s t e r _ [ d_Ri ] <<"=="<<





/ / Ri = 0 => mem_RAM[ Addres s ] = R[ 0 ]
/ / Ri = 1 => mem_RAM[ Addres s + PC ] = R[ 0 ]
/ / Ri = 2 => mem_RAM[ SP ] = R[ 0 ]
/ / Ri = from 3 t o 31 => mem_RAM[ R e g i s t e r [ Ri ] + Addres s ] =
R[ 0 ]
e l s e i f ( d_mnemonic == mnemonic_STORE )
{
c o u t << " Second Mnemonic f o r STORE" << e n d l ;
c o u t << " d_Ri == " << d_Ri << e n d l ;
c o u t << " d_Rj == " << d_Rj << e n d l ;
c o u t << " v_Rj == " << v_Rj << e n d l ;
i f ( d_Ri == 0 )
{
c o u t << " write_RAM ( " << i n s t r _ w o r d << " , " << r e g i s t e r _
[ d_Rj ] <<" ) " << e n d l ;
write_RAM ( i n s t r _ w o r d , r e g i s t e r _ [ d_Rj ] ) ;
}
e l s e i f ( d_Ri == 1 )
{
138
c o u t << " write_RAM ( i n s t r +pc : " << i n s t r _ w o r d + pc << " , "
<< r e g i s t e r _ [ d_Rj ] <<" ) " << e n d l ;
i f ( a r c h i t e c t u r e == 0 )
{
i f ( p c _ i n _ p c _ r e l a t i v e == 0 )
write_RAM ( ( i n s t r _ w o r d + pc − 2 ) & dm_size_mask ,
r e g i s t e r _ [ d_Rj ] ) ;
e l s e i f ( p c _ i n _ p c _ r e l a t i v e == 1 )
write_RAM ( ( i n s t r _ w o r d + pc ) & dm_size_mask ,
r e g i s t e r _ [ d_Rj ] ) ;
}
e l s e i f ( a r c h i t e c t u r e == 1 )
{
i f ( p c _ i n _ p c _ r e l a t i v e == 0 )
write_RAM ( ( i n s t r _ w o r d + pc − 2 ) & memory_size_mask ,
r e g i s t e r _ [ d_Rj ] ) ;
e l s e i f ( p c _ i n _ p c _ r e l a t i v e == 1 )
write_RAM ( ( i n s t r _ w o r d + pc ) & memory_size_mask ,
r e g i s t e r _ [ d_Rj ] ) ;
}
}
e l s e i f ( d_Ri == 2 )
{
c o u t << " write_RAM ( sp : " << sp << " , " << r e g i s t e r _ [
d_Rj ] <<" ) " << e n d l ;
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write_RAM ( sp , r e g i s t e r _ [ d_Rj ] ) ;
c o u t << "STORE I n d i r e c t Mode − S t a c k P o i n t e r : " << sp <<
e n d l ;
sp = sp − 1 ;
}
e l s e
{
c o u t << " write_RAM ( i n s t r + r e g i s t e r [ r i ] : " << i n s t r _ w o r d +
r e g i s t e r _ [ d_Ri ] << " , " << r e g i s t e r _ [ d_Rj ] << " )
"<< e n d l ;
i f ( a r c h i t e c t u r e == 0 )
write_RAM ( ( i n s t r _ w o r d + r e g i s t e r _ [ d_Ri ] ) &
dm_size_mask , r e g i s t e r _ [ d_Rj ] ) ;
e l s e i f ( a r c h i t e c t u r e == 1 )
write_RAM ( ( i n s t r _ w o r d + r e g i s t e r _ [ d_Ri ] ) &
memory_size_mask , r e g i s t e r _ [ d_Rj ] ) ;
}
}
e l s e i f ( d_mnemonic == mnemonic_JUMP )
{
i n t execu te_ jump = 0 ;
c o u t << " Second Mnemonic f o r JUMP" << e n d l ;
c o u t << " d_Ri == " << d_Ri << e n d l ;
c o u t << " v_Ri == " << v_Ri << e n d l ;
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c o u t << " d_Rj == " << d_Rj << e n d l ;
c o u t << " v_Rj == " << v_Rj << e n d l ;
temp = d_Rj ;
/ / Accord ing t o t h e s p e c i f i c a t i o n s , t h e Jump c o d i f i c a t i o n
f o r t h e c o n d i t i o n s are d i f f e n t f o r 12 /14 b i t s and f o r 16
b i t s .
/ / Check t h a t f o r 16 b i t s t h e c o n d i t i o n s are from b i t s 4 t o
1 and f o r 12 /14 b i t s t h e c o n d i t i o n s are from b i t s 3 t o
0 .
/ / That ’ s why t h e mask f o r 16 b i t s i s done w i t h 30 ( 5 ’
b11110 ) and f o r 12 and 14 b i t s i s 15 ( 4 ’ b1111 ) .
/ / For 16 b i t s
i f ( n u m b e r _ o f _ b i t s == 16 )
{
temp = ( temp & 30 ) ; / / Mask w i t h b ’11110
/ / U n c o n d i t i o n a l Jump
i f ( temp == 0 )
{
c o u t << " U n c o n d i t i o n a l Jump " << e n d l ;
execu te_ jump = 1 ;
}
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/ / JUMP i f Carry == 1
e l s e i f ( temp == 16 / * b ’10000 * / )
{
i f ( s r . c a r r y )
{
c o u t << " Jump i f Car ry == 1 " << e n d l ;
execu te_ jump = 1 ;
}
e l s e
{
c o u t << " T e s t Jump i f Car ry == 1 u n s u c c e s s f u l , c a r r y ==
0 " << e n d l ;
}
}
/ / JUMP i f N e g a t i v e == 1
e l s e i f ( temp == 8 / * b ’01000 * / )
{
i f ( s r . n e g a t i v e )
{
c o u t << " Jump i f N e g a t i v e == 1 " << e n d l ;
execu te_ jump = 1 ;
}
e l s e
{
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c o u t << " T e s t Jump i f N e g a t i v e == 1 u n s u c c e s s f u l ,
n e g a t i v e == 0 " << e n d l ;
}
}
/ / JUMP i f Over f low == 1
e l s e i f ( temp == 4 / * b ’00100 * / )
{
i f ( s r . o v e r f l o w )
{
c o u t << " Jump i f o v e r f l o w == 1 " << e n d l ;
execu te_ jump = 1 ;
}
e l s e
{
c o u t << " T e s t Jump i f o v e r f l o w == 1 u n s u c c e s s f u l ,
o v e r f l o w == 0 " << e n d l ;
}
}
/ / JUMP i f Zero == 1
e l s e i f ( temp == 2 / * b ’00010 * / )
{
i f ( s r . z e r o )
{
c o u t << " Jump i f Zero == 1 " << e n d l ;
execu te_ jump = 1 ;
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}
e l s e
{
c o u t << " T e s t Jump i f Zero == 1 u n s u c c e s s f u l , z e r o = 0
" << e n d l ;
}
}
/ / JUMP i f Carry == 0
e l s e i f ( temp == 14 / * b ’01110 * / )
{
i f ( s r . c a r r y == 0 )
{
c o u t << " Jump i f Car ry == 0 " << e n d l ;
execu te_ jump = 1 ;
}
e l s e
{
c o u t << " T e s t Jump i f Car ry == 0 u n s u c c e s s f u l , c a r r y
== 1 " << e n d l ;
}
}
/ / JUMP i f N e g a t i v e == 0
e l s e i f ( temp == 22 / * b ’10110 * / )
{
i f ( s r . n e g a t i v e == 0 )
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{
c o u t << " Jump i f N e g a t i v e == 0 " << e n d l ;
execu te_ jump = 1 ;
}
e l s e
{
c o u t << " T e s t Jump i f N e g a t i v e == 0 u n s u c c e s s f u l ,
n e g a t i v e == 1 " << e n d l ;
}
}
/ / JUMP i f Over f low == 0
e l s e i f ( temp == 26 / * b ’11010 * / )
{
i f ( s r . o v e r f l o w == 0 )
{
c o u t << " Jump i f Overf low == 0 " << e n d l ;
execu te_ jump = 1 ;
}
e l s e
{
c o u t << " T e s t Jump i f Overf low == 0 u n s u c c e s s f u l ,
o v e r f l o w == 1 " << e n d l ;
}
}
/ / JUMP i f Zero == 0
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e l s e i f ( temp == 28 / * b ’11100 * / )
{
i f ( s r . n e g a t i v e == 0 )
{
c o u t << " Jump i f Zero == 0 " << e n d l ;
execu te_ jump = 1 ;
}
e l s e
{
c o u t << " T e s t Jump i f Zero == 0 u n s u c c e s s f u l , z e r o ==
1 " << e n d l ;
}
}
e l s e
{
c o u t << "JUMP : NON EXPECTED ERROR" << e n d l ;
}
}
/ / For 12 and 14 b i t s
e l s e i f ( ( n u m b e r _ o f _ b i t s == 14 ) | | ( n u m b e r _ o f _ b i t s ==
12 ) )
{
i n t n = ( i n t ) s r . n e g a t i v e ;
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i n t z = ( i n t ) s r . z e r o ;
i n t c = ( i n t ) s r . c a r r y ;
i n t o = ( i n t ) s r . o v e r f l o w ;
temp = ( temp & 15 ) ; / / Mask w i t h b ’1111
c o u t << " Value b e i n g masked by t h e JUMP r o u t i n e " <<
temp << e n d l ;
c o u t << " s r . n e g a t i v e : " << n << e n d l ;
c o u t << " s r . z e r o : " << z << e n d l ;
c o u t << " s r . c a r r y : " << c << e n d l ;
c o u t << " s r . o v e r f l o w : " << o << e n d l ;
/ / U n c o n d i t i o n a l Jump
i f ( temp == 0 )
{
c o u t << " U n c o n d i t i o n a l Jump " << e n d l ;
execu te_ jump = 1 ;
}
/ / JUMP i f Carry == 1
e l s e i f ( temp == 8 / * b ’1000 * / )
{
i f ( s r . c a r r y )
{
c o u t << " Jump i f Car ry == 1 " << e n d l ;
execu te_ jump = 1 ;
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}
e l s e
{
c o u t << " T e s t Jump i f Car ry == 1 u n s u c c e s s f u l , Ca r ry
== 0 " << e n d l ;
}
}
/ / JUMP i f N e g a t i v e == 1
e l s e i f ( temp == 4 / * b ’0100 * / )
{
i f ( s r . n e g a t i v e )
{
c o u t << " Jump i f N e g a t i v e == 1 " << e n d l ;
execu te_ jump = 1 ;
}
e l s e
{
c o u t << " T e s t Jump i f N e g a t i v e == 1 u n s u c c e s s f u l ,
N e g a t i v e == 0 " << e n d l ;
}
}
/ / JUMP i f Over f low == 1
e l s e i f ( temp == 2 / * b ’0010 * / )
{
i f ( s r . o v e r f l o w )
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{
c o u t << " Jump i f o v e r f l o w == 1 " << e n d l ;
execu te_ jump = 1 ;
}
e l s e
{
c o u t << " T e s t Jump i f o v e r f l o w == 1 u n s u c c e s s f u l ,
Overf low == 0 " << e n d l ;
}
}
/ / JUMP i f Zero == 1
e l s e i f ( temp == 1 / * b ’0001 * / )
{
i f ( s r . z e r o )
{
c o u t << " Jump i f Zero == 1 " << e n d l ;
execu te_ jump = 1 ;
}
e l s e
{
c o u t << " T e s t Jump i f Zero == 1 u n s u c c e s s f u l , Zero ==
0 " << e n d l ;
}
}
/ / JUMP i f Carry == 0
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e l s e i f ( temp == 7 / * b ’0111 * / )
{
i f ( s r . c a r r y == 0 )
{
c o u t << " Jump i f Car ry == 0 " << e n d l ;
execu te_ jump = 1 ;
}
e l s e
{
c o u t << " T e s t Jump i f Car ry == 0 u n s u c c e s s f u l , Ca r ry
== 1 " << e n d l ;
}
}
/ / JUMP i f N e g a t i v e == 0
e l s e i f ( temp == 11 / * b ’1011 * / )
{
i f ( s r . n e g a t i v e == 0 )
{
c o u t << " Jump i f N e g a t i v e == 0 " << e n d l ;
execu te_ jump = 1 ;
}
e l s e
{
c o u t << " T e s t Jump i f N e g a t i v e == 0 u n s u c c e s s f u l ,




/ / JUMP i f Over f low == 0
e l s e i f ( temp == 13 / * b ’1101 * / )
{
i f ( s r . o v e r f l o w == 0 )
{
c o u t << " Jump i f Overf low == 0 " << e n d l ;
execu te_ jump = 1 ;
}
e l s e
{
c o u t << " T e s t Jump i f Overf low == 0 u n s u c c e s s f u l ,
Overf low == 1 " << e n d l ;
}
}
/ / JUMP i f Zero == 0
e l s e i f ( temp == 14 / * b ’1110 * / )
{
i f ( s r . z e r o == 0 )
{
c o u t << " Jump i f Zero == 0 " << e n d l ;
execu te_ jump = 1 ;
}
e l s e
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{
c o u t << " T e s t Jump i f Zero == 0 u n s u c c e s s f u l , Zero ==
1 " << e n d l ;
}
}
e l s e
{
c o u t << "JUMP : ( 1 2 or 14) NON EXPECTED ERROR" << e n d l ;
c o u t << " temp : " << temp << e n d l ;
}
}
e l s e
{
c o u t << "NON EXPECTED ERROR, Number o f B i t s i s n o t e q u a l
t o 16 , 14 or 1 2 . " << e n d l ;
}
i f ( execu t e_ jump == 1)
{
i f ( d_Ri == 0 )
{
c o u t << " Jump : D i r e c t Mode" << e n d l ;
pc = i n s t r _ w o r d ;
}
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e l s e i f ( d_Ri == 1 )
{
c o u t << " Jump : R e l a t i v e t o PC" << e n d l ;
/ / pc = ( pc + i n s t r _ w o r d ) & memory_s ize_mask ;
i f ( a r c h i t e c t u r e == 0 )
{
i f ( p c _ i n _ p c _ r e l a t i v e == 0 )
pc = ( i n s t r _ w o r d + pc − 2 ) & dm_size_mask ;
e l s e i f ( p c _ i n _ p c _ r e l a t i v e == 1 )
pc = ( i n s t r _ w o r d + pc ) & dm_size_mask ;
}
e l s e i f ( a r c h i t e c t u r e == 1 )
{
i f ( p c _ i n _ p c _ r e l a t i v e == 0 )
pc = ( i n s t r _ w o r d + pc − 2 ) & memory_size_mask ;
e l s e i f ( p c _ i n _ p c _ r e l a t i v e == 1 )
pc = ( i n s t r _ w o r d + pc ) & memory_size_mask ;
}
}
e l s e i f ( d_Ri == 2 )
{
c o u t << " Jump : R e l a t i v e t o SP " << e n d l ;
pc = sp ;
}
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e l s e
{
c o u t << " Jump : R e l a t i v e t o I n s t r u c t i o n Word + v a l u e o f r
[ r j ] " ;
c o u t << " i n s t r _ w o r d : " << i n s t r _ w o r d << e n d l ;
c o u t << " v [ Ri ] : " << v_Ri << e n d l ;
c o u t << " memory_size_mask : " << memory_size_mask << e n d l
;
/ / pc = ( i n s t r _ w o r d + v_Ri ) & memory_s ize_mask ;
i f ( a r c h i t e c t u r e == 0 )
pc = ( i n s t r _ w o r d + r e g i s t e r _ [ d_Ri ] ) & dm_size_mask ;
e l s e i f ( a r c h i t e c t u r e == 1 )
pc = ( i n s t r _ w o r d + r e g i s t e r _ [ d_Ri ] ) &
memory_size_mask ;




e l s e i f ( d_mnemonic == mnemonic_CALL )
{
unsigned i n t temp ;
c o u t << " Second Mnemonic f o r CALL" << e n d l ;
c o u t << " C a l l c a l l e d ! " << e n d l ;
154
c o u t << " CALL " << e n d l ;
c o u t << " sp : " << sp << e n d l ;
write_RAM ( sp , pc ) ;
/ / W r i t e t h e v a l u e o f Program Counter a t t h e a d d r e s s
p o i n t e d by S t a c k P o i n t e r
temp = 0 ;
temp = temp | ( s r . c a r r y & 1 ) ;
temp = temp << 1 ;
temp = temp | ( s r . n e g a t i v e & 1 ) ;
temp = temp << 1 ;
temp = temp | ( s r . o v e r f l o w & 1 ) ;
temp = temp << 1 ;
temp = temp | ( s r . z e r o & 1 ) ;
write_RAM ( sp − 16 , temp ) ;
sp = sp − 1 ; / / Grow S t a c k P o i n t e r − POP SP
c a l l e d = c a l l e d + 1 ;
c o u t << "SR saved : "<< e n d l ;
i f ( d_Ri == 0 )
{
c o u t << " C a l l : D i r e c t Mode" << e n d l ;
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pc = i n s t r _ w o r d ;
}
e l s e i f ( d_Ri == 1 )
{
c o u t << "CALL: R e l a t i v e t o PC" << e n d l ;
i f ( p c _ i n _ p c _ r e l a t i v e == 0 )
pc = i n s t r _ w o r d + pc − 2 ;
e l s e i f ( p c _ i n _ p c _ r e l a t i v e == 1 )
pc = i n s t r _ w o r d + pc ;
i f ( a r c h i t e c t u r e == 0)
pc = pc & dm_size_mask ;
e l s e i f ( a r c h i t e c t u r e == 1)
pc = pc & memory_size_mask ;
/ / pc = ( pc + i n s t r _ w o r d ) & memory_s ize_mask ;
/ / pc = ( pc + sp ) & memory_s ize_mask ;
}
/ / e l s e i f ( d_Ri == 2 )
/ / {
/ / c o u t << "CALL : R e l a t i v e t o S t a c k P o i n t e r " << e n d l ;




e l s e
{
c o u t << " Jump : R e l a t i v e t o I n s t r u c t i o n Word + v a l u e o f r [
r j ] " ;
c o u t << " i n s t r _ w o r d : " << i n s t r _ w o r d << e n d l ;
c o u t << " v [ Ri ] : " << v_Ri << e n d l ;
c o u t << " memory_size_mask : " << memory_size_mask << e n d l ;
c o u t << "CALL: R e g i s t e r A d d r e s s i n g " << e n d l ;
i f ( a r c h i t e c t u r e == 0 )
pc = ( i n s t r _ w o r d + v_Ri ) & dm_size_mask ;
i f ( a r c h i t e c t u r e == 1)
pc = ( i n s t r _ w o r d + v_Ri ) & memory_size_mask ;
}
c o u t << " Number o f C a l l s : " << c a l l e d << e n d l ;
c o u t << " sp : " << sp << e n d l ;
c o u t << " pc : " << pc << e n d l ;
}
d_mnemonic = 0 ;
d_Ri = 0 ;
d_Rj = 0 ;
v_Ri = 0 ;
v_Rj = 0 ;
double_mnemonic = f a l s e ;
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}
e l s e
{
i f ( opcode == mnemonic_LOAD )
{
c o u t << " Opcode = LOAD" << e n d l ;
double_mnemonic = t rue ;
d_mnemonic = opcode ;
d_Ri = r i ;
c o u t << " d_Ri " << d_Ri << e n d l ;
v_Ri = r e g i s t e r _ [ r i ] ;
c o u t << " v_Ri " << v_Ri << e n d l ;
d_Rj = r j ;
c o u t << " d_Rj " << d_Rj << e n d l ;
v_Rj = r e g i s t e r _ [ r j ] ;
c o u t << " v_Rj " << v_Rj << e n d l ;
}
e l s e i f ( opcode == mnemonic_RET )
{
c o u t << " Opcode = RET " << e n d l ;
i f ( c a l l e d > 0 )
{
unsigned i n t temp ;
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c a l l e d = c a l l e d − 1 ;
c o u t << "RET e x e c u t e d " << e n d l ;
i f ( sp < t o p _ o f _ s t a c k )
sp = sp + 1 ; / / R e s t o r e SP − PUSH SP
c o u t << "New v a l u e f o r SP : " << sp << e n d l ;
pc = read_RAM ( sp ) ;
temp = read_RAM ( sp − 16 ) ;
s r . z e r o = ( temp & 1) ;
temp = temp >> 1 ;
s r . o v e r f l o w = ( temp & 1) ;
temp = temp >> 1 ;
s r . n e g a t i v e = ( temp & 1) ;
temp = temp >> 1 ;
s r . c a r r y = ( temp & 1) ;
c o u t << "PC R e s t o r e d : " << pc << e n d l ;
c o u t << "SR R e s t o r e d : " << e n d l ;
c o u t << " z e r o : " << s r . z e r o << e n d l ;
c o u t << " o v e r f l o w : " << s r . o v e r f l o w << e n d l ;
c o u t << " n e g a t i v e : " << s r . n e g a t i v e << e n d l ;
c o u t << " c a r r y : " << s r . c a r r y << e n d l ;
}
e l s e i f ( c a l l e d == 0 )
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{
c o u t << "RET n o t e x e c u t e d " << e n d l ;
}
}
e l s e i f ( opcode == mnemonic_STORE )
{
c o u t << " Opcode = STORE" << e n d l ;
double_mnemonic = t rue ;
d_mnemonic = opcode ;
d_Ri = r i ;
v_Ri = r e g i s t e r _ [ r i ] ;
d_Rj = r j ;
v_Rj = r e g i s t e r _ [ r j ] ;
}
e l s e i f ( opcode == mnemonic_JUMP )
{
c o u t << " Opcode = JUMP" << e n d l ;
double_mnemonic = t rue ;
d_mnemonic = opcode ;
d_Ri = r i ;
v_Ri = r e g i s t e r _ [ r i ] ;
d_Rj = r j ;
v_Rj = r e g i s t e r _ [ r j ] ;
160
}
e l s e i f ( opcode == mnemonic_CALL )
{
c o u t << " Opcode = CALL" << e n d l ;
double_mnemonic = t rue ;
d_mnemonic = opcode ;
d_Ri = r i ;
v_Ri = r e g i s t e r _ [ r i ] ;
d_Rj = r j ;
v_Rj = r e g i s t e r _ [ r j ] ;
}
e l s e i f ( opcode == mnemonic_ADD )
{
c o u t << " Opcode = ADD" << e n d l ;
c o u t << "DEBUG_ADD: r [ r i ] " << r e g i s t e r _ [ r i ] << e n d l ;
c o u t << "DEBUG_ADD: r [ r j ] " << r e g i s t e r _ [ r j ] << e n d l ;
ove r1 = ( r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) ) & 1 ;
temp2 = ( r e g i s t e r _ [ r j ] >> ( n u m b e r _ o f _ b i t s − 1 ) ) & 1 ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] + r e g i s t e r _ [ r j ] ;
/ / C a l c u l a t e Flag Carry f o r t h e S t a t u s R e g i s t e r
temp = r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s ) ;
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temp = temp & 1 ;
i f ( temp )
s r . c a r r y = 1 ;
e l s e
s r . c a r r y = 0 ;
/ / C a l c u l a t e Flag N e g a t i v e f o r t h e S t a t u s R e g i s t e r
temp = r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) ;
temp = temp & 1 ;
i f ( temp )
s r . n e g a t i v e = 1 ;
e l s e
s r . n e g a t i v e = 0 ;
/ / C a l c u l a t e Flag Over f low f o r t h e S t a t u s R e g i s t e r
temp1 = r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) ;
temp1 = temp1 & 1 ;
temp3 = ( ( ~( ove r1 ^ temp2 ) ) & over1 ) ^ ( temp1 & (
~( ove r1 ^ temp2 ) ) ) ;
c o u t << "DEBUG_ADD: ove r1 : " << over1 << e n d l ;
c o u t << "DEBUG_ADD: temp2 : " << temp2 << e n d l ;
c o u t << "DEBUG_ADD: temp1 : " << temp1 << e n d l ;
c o u t << "DEBUG_ADD: temp3 : " << temp3 << e n d l ;
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i f ( temp3 )
s r . o v e r f l o w = 1 ;
e l s e
s r . o v e r f l o w = 0 ;
/ / Mask t o g e t t h e f i n a l r e s u l t
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] & r e g i s t e r s _ m a s k ;
/ / C a l c u l a t e Flag Zero f o r t h e S t a t u s R e g i s t e r
temp = r e g i s t e r _ [ r i ] ;
i f ( temp == 0 )
s r . z e r o = 1 ;
e l s e
s r . z e r o = 0 ;
}
e l s e i f ( opcode == mnemonic_SUB )
{
c o u t << " Opcode = SUB" << e n d l ;
i f ( r e g i s t e r _ [ r i ] == r e g i s t e r _ [ r j ] )
{
/ / C a l c u l a t e Flag Zero f o r t h e S t a t u s R e g i s t e r
s r . z e r o = 1 ;
temp1 = ( r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) ) &
1 ;
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temp2 = ( r e g i s t e r _ [ r j ] >> ( n u m b e r _ o f _ b i t s − 1 ) ) &
1 ;
r e g i s t e r _ [ r i ] = 0 ;
s r . n e g a t i v e = 0 ;
s r . c a r r y = 0 ;
ove r1 = ( r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) ) & 1 ;
/ / C a l c u l a t e Flag Over f low f o r t h e S t a t u s R e g i s t e r
temp3 = ( ( ~( temp1 ^ temp2 ) ) & temp1 ) ^ ( ove r1 & (
~( temp1 ^ temp2 ) ) ) ;
i f ( temp3 )
s r . o v e r f l o w = 1 ;
e l s e
s r . o v e r f l o w = 0 ;
}
e l s e
{
temp1 = ( r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) ) & 1 ;
temp2 = ( r e g i s t e r _ [ r j ] >> ( n u m b e r _ o f _ b i t s − 1 ) ) & 1 ;
s r . z e r o = 0 ;
temp = (~ r e g i s t e r _ [ r j ] ) + 1 ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] + temp ;
/ / C a l c u l a t e Flag N e g a t i v e f o r t h e S t a t u s R e g i s t e r
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temp = r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) ;
temp = temp & 1 ;
i f ( temp )
s r . n e g a t i v e = 1 ;
e l s e
s r . n e g a t i v e = 0 ;
/ / C a l c u l a t e Flag Carry f o r t h e S t a t u s R e g i s t e r
temp = r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s ) ;
temp = temp & 1 ;
i f ( temp )
s r . c a r r y = 1 ;
e l s e
s r . c a r r y = 0 ;
ove r1 = ( r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) ) & 1 ;
/ / C a l c u l a t e Flag Over f low f o r t h e S t a t u s R e g i s t e r
temp3 = ( ( ~( temp1 ^ temp2 ) ) & temp1 ) ^ ( ove r1 & (
~( temp1 ^ temp2 ) ) ) ;
i f ( temp3 )
s r . o v e r f l o w = 1 ;
e l s e
s r . o v e r f l o w = 0 ;
/ / Mask t o g e t t h e f i n a l r e s u l t
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r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] & r e g i s t e r s _ m a s k ;
}
}
e l s e i f ( opcode == mnemonic_ADDC )
{
c o u t << " Opcode = ADDC" << e n d l ;
ove r1 = ( r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) ) & 1 ;
temp2 = ( r j >> ( n u m b e r _ o f _ b i t s − 1 ) ) & 1 ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] + r j ;
temp = r e g i s t e r _ [ r i ] ;
/ / C a l c u l a t e Flag Carry f o r t h e S t a t u s R e g i s t e r
temp = r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s ) ;
temp = temp & 1 ;
i f ( temp )
s r . c a r r y = 1 ;
e l s e
s r . c a r r y = 0 ;
/ / C a l c u l a t e Flag N e g a t i v e f o r t h e S t a t u s R e g i s t e r
temp = r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) ;
temp = temp & 1 ;
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i f ( temp )
s r . n e g a t i v e = 1 ;
e l s e
s r . n e g a t i v e = 0 ;
/ / C a l c u l a t e Flag Over f low f o r t h e S t a t u s R e g i s t e r
temp1 = r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) ;
temp1 = temp1 & 1 ;
temp3 = ( ( ~( ove r1 ^ temp2 ) ) & over1 ) ^ ( temp1 & (
~( ove r1 ^ temp2 ) ) ) ;
i f ( temp3 )
s r . o v e r f l o w = 1 ;
e l s e
s r . o v e r f l o w = 0 ;
/ / Mask t o g e t t h e f i n a l r e s u l t
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] & r e g i s t e r s _ m a s k ;
/ / C a l c u l a t e Flag Zero f o r t h e S t a t u s R e g i s t e r
i f ( r e g i s t e r _ [ r i ] == 0 )
s r . z e r o = 1 ;
e l s e
s r . z e r o = 0 ;
}
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e l s e i f ( opcode == mnemonic_SUBC )
{
c o u t << " Opcode = SUBC" << e n d l ;
ove r1 = ( r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) ) & 1 ;
i f ( r e g i s t e r _ [ r i ] == r j )
{
/ / C a l c u l a t e Flag Zero f o r t h e S t a t u s R e g i s t e r
s r . z e r o = 1 ;
s r . n e g a t i v e = 0 ;
s r . c a r r y = 0 ;
s r . o v e r f l o w = 0 ;
r e g i s t e r _ [ r i ] = 0 ;
}
e l s e
{
s r . z e r o = 0 ;
temp = (~ r j ) + 1 ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] + temp ;
c o u t <<" r e g i s t e r [ r i ] : " << r e g i s t e r _ [ r i ] << e n d l ;
temp = r e g i s t e r _ [ r i ] ;
/ / C a l c u l a t e Flag N e g a t i v e f o r t h e S t a t u s R e g i s t e r
temp1 = r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) ;
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c o u t <<" temp1 : " << temp1 << e n d l ;
temp1 = temp1 & 1 ;
i f ( temp1 )
{
c o u t << " N e g a t i v e F l ag ! " << e n d l ;
s r . n e g a t i v e = 1 ;
}
e l s e
s r . n e g a t i v e = 0 ;
/ / C a l c u l a t e Flag Carry f o r t h e S t a t u s R e g i s t e r
temp1 = r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s ) ;
c o u t <<" temp1 : " << temp1 << e n d l ;
temp1 = temp1 & 1 ;
i f ( temp1 )
{
c o u t << " Car ry F l ag " << e n d l ;
s r . c a r r y = 1 ;
}
e l s e
s r . c a r r y = 0 ;
/ / C a l c u l a t e Flag Over f low f o r t h e S t a t u s R e g i s t e r
temp1 = r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) ;
temp1 = temp1 & 1 ;
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temp2 = r j >> ( n u m b e r _ o f _ b i t s − 1 ) ;
temp2 = temp2 & 1 ;
temp3 = ( ( ~( ove r1 ^ temp2 ) ) & over1 ) ^ ( temp1 & (
~( ove r1 ^ temp2 ) ) ) ;
i f ( temp3 )
{
c o u t << " Overf low Flag " << e n d l ;
s r . o v e r f l o w = 1 ;
}
e l s e
s r . o v e r f l o w = 0 ;
/ / Mask t o g e t t h e f i n a l r e s u l t
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] & r e g i s t e r s _ m a s k ;
}
}
e l s e i f ( opcode == mnemonic_MUL )
{
unsigned long temp2 ;
i n t i = 0 ;
c o u t << " Opcode = MUL" << e n d l ;
/ / C a l c u l a t e Flag Zero f o r t h e S t a t u s R e g i s t e r
i f ( ( r e g i s t e r _ [ r i ] == 0 ) | | ( r e g i s t e r _ [ r j ] == 0 ) )
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{
r e g i s t e r _ [ r i ] = 0 ;
r e g i s t e r _ [ r j ] = 0 ;
s r . z e r o = 1 ;
}
e l s e i f ( r i == r j )
{
s r . z e r o = 0 ;
i f ( r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) )
{
r e g i s t e r _ [ r i ] = ~( r e g i s t e r _ [ r i ] ) + 1 ;
r e g i s t e r _ [ r i ] &= r e g i s t e r s _ m a s k ;
}
i f ( r e g i s t e r _ [ r j ] >> ( n u m b e r _ o f _ b i t s − 1 ) )
{
r e g i s t e r _ [ r j ] = ~( r e g i s t e r _ [ r j ] ) + 1 ;
r e g i s t e r _ [ r j ] &= r e g i s t e r s _ m a s k ;
}
c o u t << "DEBUG: r [ r i ] : " << r e g i s t e r _ [ r i ] << e n d l ;
c o u t << "DEBUG: r [ r j ] : " << r e g i s t e r _ [ r j ] << e n d l ;
temp = r e g i s t e r _ [ r i ] * r e g i s t e r _ [ r i ] ;
r e g i s t e r _ [ r j ] = temp & r e g i s t e r s _ m a s k ;
i f ( temp == 0 )
s r . z e r o = 1 ;
c o u t << "DEBUG: r [ r j ] : " << r e g i s t e r _ [ r j ] << e n d l ;
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}
e l s e
{
i f ( r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) )
{
r e g i s t e r _ [ r i ] = ~( r e g i s t e r _ [ r i ] ) + 1 ;
r e g i s t e r _ [ r i ] &= r e g i s t e r s _ m a s k ;
i = i + 1 ;
}
i f ( r e g i s t e r _ [ r j ] >> ( n u m b e r _ o f _ b i t s − 1 ) )
{
r e g i s t e r _ [ r j ] = ~( r e g i s t e r _ [ r j ] ) + 1 ;
r e g i s t e r _ [ r j ] &= r e g i s t e r s _ m a s k ;
i = i + 1 ;
}
c o u t << "DEBUG: r [ r i ] : " << r e g i s t e r _ [ r i ] << e n d l ;
c o u t << "DEBUG: r [ r j ] : " << r e g i s t e r _ [ r j ] << e n d l ;
temp = r e g i s t e r _ [ r i ] * r e g i s t e r _ [ r j ] ;
i f ( i == 1 )
temp = ~temp + 1 ;
r e g i s t e r _ [ r j ] = temp & r e g i s t e r s _ m a s k ;
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r e g i s t e r _ [ r i ] = ( temp >> n u m b e r _ o f _ b i t s ) &
r e g i s t e r s _ m a s k ;
c o u t << "DEBUG: r [ r i ] : " << r e g i s t e r _ [ r i ] << e n d l ;
c o u t << "DEBUG: r [ r j ] : " << r e g i s t e r _ [ r j ] << e n d l ;
/ / C a l c u l a t e Flag N e g a t i v e f o r t h e S t a t u s R e g i s t e r
s r . z e r o = 0 ;
i f ( temp == 0 )
s r . z e r o = 1 ;
}
}
e l s e i f ( opcode == mnemonic_DIV )
{
i n t i = 0 ;
i n t t emp_r i , t e m p _ r j ;
i n t r e m a i n d e r ;
c o u t << " Opcode = DIV" << e n d l ;
c o u t << " r [ r [ i ] ] : "<< hex << r e g i s t e r _ [ r i ] << e n d l ;




r e g i s t e r _ [ r i ] = 0 ;
r e g i s t e r _ [ r j ] = 0 ;
s r . z e r o = 1 ;
i f ( r e g i s t e r _ [ r j ] == 0 )
c o u t << "ERROR" << e n d l ;
}
e l s e i f ( r e g i s t e r _ [ r i ] == r e g i s t e r _ [ r j ] )
{
r e g i s t e r _ [ r j ] = 0 ;
r e g i s t e r _ [ r i ] = 1 ;
s r . z e r o = 0 ;
c o u t <<" Both a r e EQUAL" << e n d l ;
}
e l s e
{
s r . z e r o = 0 ;
t e m p _ r i = r e g i s t e r _ [ r i ] ;
t e m p _ r j = r e g i s t e r _ [ r j ] ;
c o u t << " r r i : " << r e g i s t e r _ [ r i ] << e n d l ;
c o u t << " r r j : " << r e g i s t e r _ [ r j ] << e n d l ;
i f ( r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) )
{
r e g i s t e r _ [ r i ] = ~ r e g i s t e r _ [ r i ] + 1 ;
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r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] & r e g i s t e r s _ m a s k ;
i += 1 ;
c o u t << " r i i s n e g a t i v e " << r e g i s t e r _ [ r i ]<< e n d l ;
}
i f ( r e g i s t e r _ [ r j ] >> ( n u m b e r _ o f _ b i t s − 1 ) )
{
r e g i s t e r _ [ r j ] = ~ r e g i s t e r _ [ r j ] + 1 ;
r e g i s t e r _ [ r j ] = r e g i s t e r _ [ r j ] & r e g i s t e r s _ m a s k ;
i += 1 ;
c o u t << " r j i s n e g a t i v e " << r e g i s t e r _ [ r j ]<< e n d l ;
}
i f ( r e g i s t e r _ [ r i ] < r e g i s t e r _ [ r j ] )
{
c o u t << " r i < r j " << e n d l ;
i f ( i == 2 )
{
i n t t e m p _ r i _ n = r e g i s t e r _ [ r i ] ;
r e m a i n d e r = r e g i s t e r _ [ r i ] % r e g i s t e r _ [ r j ] ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] − ( r e m a i n d e r ) ;
r e g i s t e r _ [ r i ] = ( r e g i s t e r _ [ r i ] / t e m p _ r j ) ;
/ / d i v i s o r * q u o t i e n t − D i v i d e n d
r e m a i n d e r = ( r e g i s t e r _ [ r j ] * ( r e g i s t e r _ [ r i ] + 1
) ) − t e m p _ r i _ n ;
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r e g i s t e r _ [ r i ] += 1 ;
/ / r ema inder = r e g i s t e r _ [ r j ] − r e g i s t e r _ [ r i ] ;
c o u t << " r e m a i n d e r " << r e m a i n d e r << e n d l ;
r e g i s t e r _ [ r j ] = r e m a i n d e r ;
c o u t << " r i and r j a r e n e g a t i v e " << e n d l ;
}
e l s e i f ( t e m p _ r i >> ( n u m b e r _ o f _ b i t s − 1 ) )
{
r e g i s t e r _ [ r j ] = r e g i s t e r _ [ r j ] − r e g i s t e r _ [ r i ] ;
r e g i s t e r _ [ r i ] = r e g i s t e r s _ m a s k ; / / 3FFF (−1)
c o u t << " on ly r i i s n e g a t i v e " << e n d l ;
}
e l s e / / r e g i s t e r _ [ r i ]>0
{
r e g i s t e r _ [ r j ] = r e g i s t e r _ [ r i ] ;
r e g i s t e r _ [ r i ] = 0 ;
c o u t << " e l s e " << e n d l ;
}
}
e l s e
{
i n t t e m p _ r i _ n = r e g i s t e r _ [ r i ] ;
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c o u t << "DEBUG: r [ r i ] : " << r e g i s t e r _ [ r i ] << e n d l ;
r e m a i n d e r = r e g i s t e r _ [ r i ] % r e g i s t e r _ [ r j ] ;
c o u t << " r e m a i n d e r " << r e m a i n d e r << e n d l ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] − ( r e m a i n d e r ) ;
c o u t << " r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] − (
r e g i s t e r _ [ r i ] % r j ) ; " << r e g i s t e r _ [ r i ] << e n d l ;
r e g i s t e r _ [ r i ] = ( r e g i s t e r _ [ r i ] / r e g i s t e r _ [ r j ]
) ;
i f ( ( i == 1 ) && ( r e m a i n d e r != 0 ) && ( r e g i s t e r _ [ r j
] != 1 ) )
{
i f ( t e m p _ r i >> ( n u m b e r _ o f _ b i t s − 1 ) )
{
c o u t << " i == 1 and r e m a i n d e r i s n t z e r o " << e n d l ;
r e g i s t e r _ [ r i ] += 1 ;
}
e l s e i f ( t e m p _ r j >> ( n u m b e r _ o f _ b i t s − 1 ) )
{
c o u t << " r r j i s n e g a t i v e " << e n d l ;
/ / r e g i s t e r _ [ r i ] += 1;
}
e l s e
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{
c o u t << " r r j i s n e g a t i v e " << e n d l ;
r e g i s t e r _ [ r i ] += 1 ;
}
}
i f ( ( i == 2) && ( r e g i s t e r _ [ r j ] != 1 ) && ( r e m a i n d e r
!= 0 ) )
{
cout << " bo th a r e n e g a t i v e " << e n d l ;
c o u t << " r e g i s t e r _ [ r i ] = " << r e g i s t e r _ [ r i ] <<
e n d l ;
c o u t << " r e g i s t e r _ [ r j ] = " << r e g i s t e r _ [ r j ] <<
e n d l ;
r e m a i n d e r = ( r e g i s t e r _ [ r j ] * ( r e g i s t e r _ [ r i ] +
1 ) ) − t e m p _ r i _ n ; / / d i v i s o r * q u o t i e n t − D i v i d e n d
c o u t << " r [ r j ]* ( r [ r i ] + 1 ) − r [ r i ] = " << r e m a i n d e r <<
e n d l ;
r e g i s t e r _ [ r i ] += 1 ;
c o u t << " r e m a i n d e r " << r e m a i n d e r << e n d l ;
}
i f ( t e m p _ r i >> ( n u m b e r _ o f _ b i t s − 1 ) && ( r e g i s t e r _ [
r j ] != 1 ) && ( r e m a i n d e r != 0 ) )
{
c o u t << " h e r e " << e n d l ;
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r e m a i n d e r = ( r e g i s t e r _ [ r j ] * ( r e g i s t e r _ [ r i ]
) ) − t e m p _ r i _ n ; / / d i v i s o r * q u o t i e n t − D i v i d e n d
c o u t << " r e m a i n d e r " << r e m a i n d e r << e n d l ;
}
e l s e
{
c o u t << " e l s e <−−−−−−−−" << e n d l ;
c o u t << " r e g i s t e r _ [ r i ] = " << r e g i s t e r _ [ r i ] <<
e n d l ;
c o u t << " r e g i s t e r _ [ r j ] = " << r e g i s t e r _ [ r j ] <<
e n d l ;
c o u t << " i " << i << e n d l ;
c o u t << " r e m a i n d e r " << r e m a i n d e r << e n d l ;
}
c o u t << " r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] / temp ; "
<< r e g i s t e r _ [ r i ] << e n d l ;
i f ( i == 1 )
{
r e g i s t e r _ [ r i ] = ~ r e g i s t e r _ [ r i ] + 1 ;
c o u t << " one of them i s n e g a t i v e "<< e n d l ;
}
r e g i s t e r _ [ r j ] = r e m a i n d e r & r e g i s t e r s _ m a s k ;
c o u t << " f i n d r j " << r e g i s t e r _ [ r j ] << e n d l ;
}
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c o u t << " r [ r i ] = " << r e g i s t e r _ [ r i ] << e n d l ;
}
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] & r e g i s t e r s _ m a s k ;
i f ( r e g i s t e r _ [ r i ] == 0 )
s r . z e r o = 1 ;
e l s e
s r . z e r o = 0 ;
c o u t << " f i n d r e g i s t e r _ r i " << e n d l ;
}
e l s e i f ( opcode == mnemonic_MULC )
{
i n t i = 0 ;
c o u t << " Opcode = MULC" << e n d l ;
/ / C a l c u l a t e Flag Zero f o r t h e S t a t u s R e g i s t e r
i f ( ( r e g i s t e r _ [ r i ] == 0 ) | | ( r j == 0 ) )
{
s r . z e r o = 1 ;
r e g i s t e r _ [ r i ] = 0 ;
}
e l s e
{
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s r . z e r o = 0 ;
i f ( r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) )
{
c o u t << "DEBUG: I n v e r t s i g n a l " << e n d l ;
r e g i s t e r _ [ r i ] = ~( r e g i s t e r _ [ r i ] ) + 1 ;
r e g i s t e r _ [ r i ] &= r e g i s t e r s _ m a s k ;
i = 1 ;
c o u t << "DEBUG: r [ r i ] : " << r e g i s t e r _ [ r i ] ;
}
c o u t << "DEBUG: r [ r i ] : " << r e g i s t e r _ [ r i ] << e n d l ;
temp = r e g i s t e r _ [ r i ] * r j ;
c o u t << "DEBUG: temp : " << temp << e n d l ;
i f ( i == 1 )
temp = ~temp + 1 ;
c o u t << "DEBUG: temp : " << temp << e n d l ;
r e g i s t e r _ [ r i ] = ( temp >> n u m b e r _ o f _ b i t s ) &
r e g i s t e r s _ m a s k ;
i f ( temp == 0 )
s r . z e r o = 1 ;
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e l s e i f ( opcode == mnemonic_DIVC )
{
i n t i = 0 ;
i n t t emp_r i , t e m p _ r j ;
i n t r e m a i n d e r ;
c o u t << " Opcode = DIVC" << e n d l ;
c o u t << " r [ r [ i ] ] : "<< hex << r e g i s t e r _ [ r i ] << e n d l ;
i f ( ( r e g i s t e r _ [ r i ] == 0 ) | | ( r j == 0 ) )
{
r e g i s t e r _ [ r i ] = 0 ;
/ / r e g i s t e r _ [ r j ] = 0;
s r . z e r o = 1 ;
i f ( r j == 0 )
c o u t << "ERROR" << e n d l ;
}
e l s e i f ( r e g i s t e r _ [ r i ] == r j )
{
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r e g i s t e r _ [ r i ] = 1 ;
s r . z e r o = 0 ;
}
e l s e
{
s r . z e r o = 0 ;
t e m p _ r i = r e g i s t e r _ [ r i ] ;
t e m p _ r j = r j ;
i f ( r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) )
{
r e g i s t e r _ [ r i ] = ~ r e g i s t e r _ [ r i ] + 1 ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] & r e g i s t e r s _ m a s k ;
i = 1 ;
}
i f ( r e g i s t e r _ [ r i ] < r j )
{
i f ( t e m p _ r i >> ( n u m b e r _ o f _ b i t s − 1 ) )
r e g i s t e r _ [ r i ] = r e g i s t e r s _ m a s k ; / / 3FFF (−1)
e l s e / / r e g i s t e r _ [ r i ]>0
r e g i s t e r _ [ r i ] = 0 ;
}
e l s e
{
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c o u t << "DEBUG: r [ r i ] : " << r e g i s t e r _ [ r i ] << e n d l ;
r e m a i n d e r = r e g i s t e r _ [ r i ] % r j ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] − ( r e m a i n d e r ) ;
c o u t << " r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] − (
r e g i s t e r _ [ r i ] % r j ) ; " << r e g i s t e r _ [ r i ] << e n d l ;
r e g i s t e r _ [ r i ] = (
r e g i s t e r _ [ r i ] /
t e m p _ r j ) ;
i f ( ( i == 1) && ( r e m a i n d e r != 0 ) )
r e g i s t e r _ [ r i ] += 1 ;
c o u t << " r e g i s t e r _ [
r i ] = r e g i s t e r _ [
r i ] / temp ; " <<
r e g i s t e r _ [ r i ] <<
e n d l ;
i f ( i == 1 )
r e g i s t e r _ [ r i ] = ~ r e g i s t e r _ [ r i ] + 1 ;
}
c o u t << " r [ r i ] = " << r e g i s t e r _ [ r i ] << e n d l ;
}
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] & r e g i s t e r s _ m a s k ;
i f ( r e g i s t e r _ [ r i ] == 0 )
s r . z e r o = 1 ;
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e l s e
s r . z e r o = 0 ;
}
e l s e i f ( opcode == mnemonic_NOT )
{
c o u t << " Opcode = NOT" << e n d l ;
r e g i s t e r _ [ r i ] = ~ r e g i s t e r _ [ r i ] ;
c o u t << " r e g i s t e r _ [ r i ] : " << hex << r e g i s t e r _ [ r i ] <<
e n d l ;
/ / Carry and Over f low are n o t n e c e s s a r y f o r NOT
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] & r e g i s t e r s _ m a s k ;
/ / Zero Flag
i f ( r e g i s t e r _ [ r i ] == 0 )
s r . z e r o = 1 ;
e l s e
s r . z e r o = 0 ;
}
e l s e i f ( opcode == mnemonic_AND )
{
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c o u t << " Opcode = AND" << e n d l ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] & r e g i s t e r _ [ r j ] ;
/ / Carry and Over f low are n o t c a l c u l a t e d f o r t h i s
o p e r a t i o n
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] & r e g i s t e r s _ m a s k ;
/ / Zero Flag
i f ( r e g i s t e r _ [ r i ] == 0 )
s r . z e r o = 1 ;
e l s e
s r . z e r o = 0 ;
/ / N e g a t i v e Flag
i f ( ( r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) ) & 1 )
s r . n e g a t i v e = 1 ;
e l s e
s r . n e g a t i v e = 0 ;
}
e l s e i f ( opcode == mnemonic_OR )
{
c o u t << " Opcode = OR" << e n d l ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] | r e g i s t e r _ [ r j ] ;
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/ / Carry and Over f low are n o t c a l c u l a t e d f o r t h i s
o p e r a t i o n
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] & r e g i s t e r s _ m a s k ;
/ / Zero Flag
i f ( r e g i s t e r _ [ r i ] == 0 )
s r . z e r o = 1 ;
e l s e
s r . z e r o = 0 ;
/ / N e g a t i v e Flag
i f ( ( r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) ) & 1 )
s r . n e g a t i v e = 1 ;
e l s e
s r . n e g a t i v e = 0 ;
}
e l s e i f ( opcode == mnemonic_XOR )
{
c o u t << " Opcode = XOR" << e n d l ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] ^ r e g i s t e r _ [ r j ] ;
/ / Carry and Over f low are n o t c a l c u l a t e d f o r t h i s
o p e r a t i o n
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/ / Zero Flag
i f ( r e g i s t e r _ [ r i ] == 0 )
s r . z e r o = 1 ;
e l s e
s r . z e r o = 0 ;
/ / N e g a t i v e Flag
i f ( ( r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) ) & 1 )
s r . n e g a t i v e = 1 ;
e l s e
s r . n e g a t i v e = 0 ;
}
e l s e i f ( ( opcode == mnemonic_SHLL ) | | ( opcode ==
mnemonic_SHLA ) )
{
c o u t << " Opcode = SHLL or SHLA" << e n d l ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] << r j ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] & r e g i s t e r s _ m a s k ;
/ / Carry , N e g a t i v e and Over f low are n o t c a l c u l a t e d f o r
t h i s o p e r a t i o n
/ / Zero Flag
i f ( r e g i s t e r _ [ r i ] == 0 )
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s r . z e r o = 1 ;
e l s e
s r . z e r o = 0 ;
}
e l s e i f ( opcode == mnemonic_SHRL )
{
c o u t << " Opcode = SHRL" << e n d l ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] >> r j ;
c o u t << "DEBUG: Opcode = SHRL − > r [ r i ] " << r e g i s t e r _ [ r i ]
<< e n d l ;
/ / Carry , N e g a t i v e and Over f low are n o t c a l c u l a t e d f o r
t h i s o p e r a t i o n
/ / Zero Flag
i f ( r e g i s t e r _ [ r i ] == 0 )
s r . z e r o = 1 ;
e l s e
s r . z e r o = 0 ;
}
e l s e i f ( opcode == mnemonic_SHRA )
{
c o u t << " Opcode = SHRA" << e n d l ;
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temp = r e g i s t e r _ [ r i ] >> ( n u m b e r _ o f _ b i t s − 1 ) ;
i f ( temp )
{
temp1 = ( unsigned i n t ) ( pow ( 2 , r j ) − 1 ) ;
temp = temp1 << n u m b e r _ o f _ b i t s ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] | temp ;
}
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] >> r j ;
/ / Carry , N e g a t i v e and Over f low are n o t c a l c u l a t e d f o r
t h i s o p e r a t i o n
/ / Zero Flag
i f ( r e g i s t e r _ [ r i ] == 0 )
s r . z e r o = 1 ;
e l s e
s r . z e r o = 0 ;
}
e l s e i f ( opcode == mnemonic_ROTL )
{
c o u t << " Opcode = ROTL" << e n d l ;
temp = r e g i s t e r _ [ r i ] ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] << r j ;
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temp = temp >> ( ( n u m b e r _ o f _ b i t s ) − r j ) ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] | temp ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] & r e g i s t e r s _ m a s k ;
/ / Carry , N e g a t i v e and Over f low are n o t c a l c u l a t e d f o r
t h i s o p e r a t i o n
/ / Zero Flag
i f ( r e g i s t e r _ [ r i ] == 0 )
s r . z e r o = 1 ;
e l s e
s r . z e r o = 0 ;
}
e l s e i f ( opcode == mnemonic_ROTR )
{
c o u t << " Opcode = ROTR" << e n d l ;
temp = r e g i s t e r _ [ r i ] ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] >> r j ;
c o u t << " r e g i s t e r r i : " << r e g i s t e r _ [ r i ] << e n d l ;
temp = temp << ( ( n u m b e r _ o f _ b i t s ) − r j ) ;
c o u t << " temp : " << temp << e n d l ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] | temp ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] & r e g i s t e r s _ m a s k ;
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/ / Carry , N e g a t i v e and Over f low are n o t c a l c u l a t e d f o r
t h i s o p e r a t i o n
/ / Zero Flag
i f ( r e g i s t e r _ [ r i ] == 0 )
s r . z e r o = 1 ;
e l s e
s r . z e r o = 0 ;
}
e l s e i f ( opcode == mnemonic_RTLC )
{
c o u t << " Opcode = RTLC" << e n d l ;
temp = r e g i s t e r _ [ r i ] ;
c o u t << " temp : " << hex << temp << e n d l ;
temp2 = 0 ;
i f ( s r . c a r r y == 1 )
{
temp2 = 1 ;
c o u t << "CARRY" << e n d l ;
temp2 = temp2 << n u m b e r _ o f _ b i t s ;
c o u t << " temp2 : " << hex << temp2 << e n d l ;
}
temp = temp | temp2 ;
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c o u t << " temp : " << hex << temp << e n d l ;
temp2 = temp << r j ;
c o u t << " temp2 : " << hex << temp2 << e n d l ;
temp3 = temp >> ( n u m b e r _ o f _ b i t s + 1 − r j ) ;
c o u t << " temp3 : " << hex << temp3 << e n d l ;
r e g i s t e r _ [ r i ] = temp3 | temp2 ;
c o u t << " r e g i s t e r _ [ r i ] : " << hex << r e g i s t e r _ [ r i ] << e n d l ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] & r e g i s t e r s _ m a s k ;
temp = temp >> ( n u m b e r _ o f _ b i t s − r j ) ;
temp = temp & 1 ;
s r . c a r r y = temp ;
c o u t << " s r . c a r r y : " << hex << s r . c a r r y << e n d l ;
/ / N e g a t i v e and Over f low are n o t c a l c u l a t e d f o r t h i s
o p e r a t i o n
/ / Zero Flag
i f ( r e g i s t e r _ [ r i ] == 0 )
s r . z e r o = 1 ;
e l s e
s r . z e r o = 0 ;
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}
e l s e i f ( opcode == mnemonic_RTRC )
{
c o u t << " Opcode = RTRC" << e n d l ;
temp = r e g i s t e r _ [ r i ] ;
c o u t << " r e g i s t e r [ r i ] : " << r e g i s t e r _ [ r i ] << e n d l ;
c o u t << " r j " << r j << e n d l ;
i f ( r j > 0 )
{
temp2 = 0 ;
i f ( s r . c a r r y == 1 )
{
temp2 = 1 ;
c o u t << "CARRY" << e n d l ;
temp2 = temp2 << n u m b e r _ o f _ b i t s ;
c o u t << " temp2 : " << hex << temp2 << e n d l ;
}
e l s e
{
temp2 = 0 ;
}
temp1 = temp | temp2 ;
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c o u t << " temp1 : " << hex << temp << e n d l ;
temp2 = temp1 >> r j ;
c o u t << " temp2 : " << hex << temp2 << e n d l ;
temp1 = temp1 << ( n u m b e r _ o f _ b i t s − r j + 1 ) ;
c o u t << " temp1 : " << hex << temp1 << e n d l ;
c o u t << " number o f b i t s − r j " << ( n u m b e r _ o f _ b i t s − r j )
<< e n d l ;
c o u t << " r j : " << r j << e n d l ;
unsigned i n t mask_temp = ( unsigned i n t ) ( pow ( 2 , r j − 1
) − 1) ;
r e g i s t e r _ [ r i ] = temp1 | temp2 ;
c o u t << " r e g i s t e r _ [ r i ] : " << hex << r e g i s t e r _ [ r i ] << e n d l ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r i ] & r e g i s t e r s _ m a s k ;
c o u t << " r e g i s t e r _ [ r i ] : " << hex << r e g i s t e r _ [ r i ] << e n d l ;
temp = temp >> ( r j − 1 ) ;
temp = temp & 1 ;
s r . c a r r y = temp ;
c o u t << " s r . c a r r y : " << hex << s r . c a r r y << e n d l ;
}
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/ / N e g a t i v e and Over f low are n o t c a l c u l a t e d f o r t h i s
o p e r a t i o n
/ / Zero Flag
i f ( r e g i s t e r _ [ r i ] == 0 )
s r . z e r o = 1 ;
e l s e
s r . z e r o = 0 ;
}
e l s e i f ( opcode == mnemonic_COPY )
{
c o u t << " Opcode = COPY" << e n d l ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r j ] ;
/ / Zero , Carry , N e g a t i v e and Over f low are n o t c a l c u l a t e d
f o r t h i s o p e r a t i o n
}
e l s e i f ( opcode == mnemonic_SWAP )
{
c o u t << " Opcode = SWAP" << e n d l ;
temp = r e g i s t e r _ [ r i ] ;
r e g i s t e r _ [ r i ] = r e g i s t e r _ [ r j ] ;
r e g i s t e r _ [ r j ] = temp ;
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/ / Zero , Carry , N e g a t i v e and Over f low are n o t c a l c u l a t e d
f o r t h i s o p e r a t i o n
}
}
c o u t << " s t o r e : " << e n d l ;
/ / c o u t << " Number o f R e g i s t e r s : " << n u m b e r _ o f _ r e g i s t e r s <<
e n d l ;
/ /
/ / f o r ( i = 0; i < n u m b e r _ o f _ r e g i s t e r s ; i++ )
/ / c o u t << "R[ " << i << " ] == " << r e g i s t e r _ [ i ] << e n d l ;
/ /
/ / c o u t << " s r . n e g a t i v e = " << ( i n t ) s r . n e g a t i v e << e n d l ;
/ / c o u t << " s r . z e r o = " << ( i n t ) s r . z e r o << e n d l ;
/ / c o u t << " s r . o v e r f l o w = " << ( i n t ) s r . o v e r f l o w << e n d l ;
/ / c o u t << " s r . c a r r y = " << ( i n t ) s r . c a r r y << e n d l ;
/ /
/ / / / c o u t << " s r = " << s r << e n d l ;
c o u t << " pc = " << pc << e n d l ;
R e g i s t e r _ 0 = ( s c _ l v <16> ) r e g i s t e r _ [ 0 ] ;
( n u m b e r _ o f _ r e g i s t e r s > 1 ) ? ( R e g i s t e r _ 1 = ( s c _ l v <16> )
r e g i s t e r _ [ 1 ] ) : R e g i s t e r _ 1 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 2 ) ? ( R e g i s t e r _ 2 = ( s c _ l v <16> )
r e g i s t e r _ [ 2 ] ) : R e g i s t e r _ 2 = "XXXXXXXXXXXXXXXX" ;
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( n u m b e r _ o f _ r e g i s t e r s > 3 ) ? ( R e g i s t e r _ 3 = ( s c _ l v <16> )
r e g i s t e r _ [ 3 ] ) : R e g i s t e r _ 3 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 4 ) ? ( R e g i s t e r _ 4 = ( s c _ l v <16> )
r e g i s t e r _ [ 4 ] ) : R e g i s t e r _ 4 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 5 ) ? ( R e g i s t e r _ 5 = ( s c _ l v <16> )
r e g i s t e r _ [ 5 ] ) : R e g i s t e r _ 5 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 6 ) ? ( R e g i s t e r _ 6 = ( s c _ l v <16> )
r e g i s t e r _ [ 6 ] ) : R e g i s t e r _ 6 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 7 ) ? ( R e g i s t e r _ 7 = ( s c _ l v <16> )
r e g i s t e r _ [ 7 ] ) : R e g i s t e r _ 7 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 8 ) ? ( R e g i s t e r _ 8 = ( s c _ l v <16> )
r e g i s t e r _ [ 8 ] ) : R e g i s t e r _ 8 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 9 ) ? ( R e g i s t e r _ 9 = ( s c _ l v <16> )
r e g i s t e r _ [ 9 ] ) : R e g i s t e r _ 9 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 10 ) ? ( R e g i s t e r _ 1 0 = ( s c _ l v <16> )
r e g i s t e r _ [ 1 0 ] ) : R e g i s t e r _ 1 0 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 11 ) ? ( R e g i s t e r _ 1 1 = ( s c _ l v <16> )
r e g i s t e r _ [ 1 1 ] ) : R e g i s t e r _ 1 1 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 12 ) ? ( R e g i s t e r _ 1 2 = ( s c _ l v <16> )
r e g i s t e r _ [ 1 2 ] ) : R e g i s t e r _ 1 2 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 13 ) ? ( R e g i s t e r _ 1 3 = ( s c _ l v <16> )
r e g i s t e r _ [ 1 3 ] ) : R e g i s t e r _ 1 3 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 14 ) ? ( R e g i s t e r _ 1 4 = ( s c _ l v <16> )
r e g i s t e r _ [ 1 4 ] ) : R e g i s t e r _ 1 4 = "XXXXXXXXXXXXXXXX" ;
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( n u m b e r _ o f _ r e g i s t e r s > 15 ) ? ( R e g i s t e r _ 1 5 = ( s c _ l v <16> )
r e g i s t e r _ [ 1 5 ] ) : R e g i s t e r _ 1 5 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 16 ) ? ( R e g i s t e r _ 1 6 = ( s c _ l v <16> )
r e g i s t e r _ [ 1 6 ] ) : R e g i s t e r _ 1 6 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 17 ) ? ( R e g i s t e r _ 1 7 = ( s c _ l v <16> )
r e g i s t e r _ [ 1 7 ] ) : R e g i s t e r _ 1 7 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 18 ) ? ( R e g i s t e r _ 1 8 = ( s c _ l v <16> )
r e g i s t e r _ [ 1 8 ] ) : R e g i s t e r _ 1 8 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 19 ) ? ( R e g i s t e r _ 1 9 = ( s c _ l v <16> )
r e g i s t e r _ [ 1 9 ] ) : R e g i s t e r _ 1 9 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 20 ) ? ( R e g i s t e r _ 2 0 = ( s c _ l v <16> )
r e g i s t e r _ [ 2 0 ] ) : R e g i s t e r _ 2 0 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 21 ) ? ( R e g i s t e r _ 2 1 = ( s c _ l v <16> )
r e g i s t e r _ [ 2 1 ] ) : R e g i s t e r _ 2 1 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 22 ) ? ( R e g i s t e r _ 2 2 = ( s c _ l v <16> )
r e g i s t e r _ [ 2 2 ] ) : R e g i s t e r _ 2 2 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 23 ) ? ( R e g i s t e r _ 2 3 = ( s c _ l v <16> )
r e g i s t e r _ [ 2 3 ] ) : R e g i s t e r _ 2 3 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 24 ) ? ( R e g i s t e r _ 2 4 = ( s c _ l v <16> )
r e g i s t e r _ [ 2 4 ] ) : R e g i s t e r _ 2 4 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 25 ) ? ( R e g i s t e r _ 2 5 = ( s c _ l v <16> )
r e g i s t e r _ [ 2 5 ] ) : R e g i s t e r _ 2 5 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 26 ) ? ( R e g i s t e r _ 2 6 = ( s c _ l v <16> )
r e g i s t e r _ [ 2 6 ] ) : R e g i s t e r _ 2 6 = "XXXXXXXXXXXXXXXX" ;
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( n u m b e r _ o f _ r e g i s t e r s > 27 ) ? ( R e g i s t e r _ 2 7 = ( s c _ l v <16> )
r e g i s t e r _ [ 2 7 ] ) : R e g i s t e r _ 2 7 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 28 ) ? ( R e g i s t e r _ 2 8 = ( s c _ l v <16> )
r e g i s t e r _ [ 2 8 ] ) : R e g i s t e r _ 2 8 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 29 ) ? ( R e g i s t e r _ 2 9 = ( s c _ l v <16> )
r e g i s t e r _ [ 2 9 ] ) : R e g i s t e r _ 2 9 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 30 ) ? ( R e g i s t e r _ 3 0 = ( s c _ l v <16> )
r e g i s t e r _ [ 3 0 ] ) : R e g i s t e r _ 3 0 = "XXXXXXXXXXXXXXXX" ;
( n u m b e r _ o f _ r e g i s t e r s > 31 ) ? ( R e g i s t e r _ 3 1 = ( s c _ l v <16> )
r e g i s t e r _ [ 3 1 ] ) : R e g i s t e r _ 3 1 = "XXXXXXXXXXXXXXXX" ;
temp = 0 ;
temp = temp | ( s r . c a r r y & 1 ) ;
temp = temp << 1 ;
temp = temp | ( s r . n e g a t i v e & 1 ) ;
temp = temp << 1 ;
temp = temp | ( s r . o v e r f l o w & 1 ) ;
temp = temp << 1 ;
temp = temp | ( s r . z e r o & 1 ) ;
i f ( ( n u m b e r _ o f _ b i t s == 12 ) | | ( n u m b e r _ o f _ b i t s == 16 ) )
temp = temp << 8 ;
e l s e i f ( n u m b e r _ o f _ b i t s == 14 )
temp = temp << 4 ;
SR = ( s c _ l v <16> ) temp ;
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PC = ( s c _ l v <16> ) pc ;
SP = ( s c _ l v <16> ) sp ;
/ / Void f o r M a n i p u l a t i o n
w a i t ( ) ;
}
}
SC_CTOR ( p r o c e s s o r )
{
SC_THREAD ( p r o c _ f e t c h _ e x e c _ s t o r e ) ;
s e n s i t i v e << c l k . pos ( ) ;
}
} ;
i n t sc_main ( i n t argc , char * a rgv [ ] )
{
c o n s t char * c o n f i g u r a t i o n _ f i l e = { " c o n f i g u r a t i o n . t x t " } ;
c o n s t char * d a t a _ m e m o r y _ f i l e = { " . . / data_memory . t " } ;
c o n s t char * memory_f i l e = { " . . / memory . t " } ;
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i n t i ;
s t d : : o f s t r e a m fp_R0 , fp_R1 , fp_R2 , fp_R3 , fp_R4 , fp_R5 ,
fp_R6 , fp_R7 , fp_R8 , fp_R9 , fp_R10 , fp_R11 , fp_R12 ,
fp_R13 , fp_R14 , fp_R15 , fp_R16 , fp_R17 , fp_R18 , fp_R19 ,
fp_R20 , fp_R21 , fp_R22 , fp_R23 , fp_R24 , fp_R25 , fp_R26 ,
fp_R27 , fp_R28 , fp_R29 , fp_R30 , fp_R31 , fp_SP , fp_PC , fp_SR
, fp_RAM , fp_AddressBus , fp_DataBus ;
s c _ s i g n a l <bool > c l k ;
s c _ s i g n a l <bool > rw ;
s c _ s i g n a l < s c _ l v <16> > i n _ b u s ;
s c _ s i g n a l < s c _ l v <16> > o u t _ b u s ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 0 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 1 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 2 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 3 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 4 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 5 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 6 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 7 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 8 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 9 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 1 0 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 1 1 ;
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s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 1 2 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 1 3 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 1 4 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 1 5 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 1 6 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 1 7 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 1 8 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 1 9 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 2 0 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 2 1 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 2 2 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 2 3 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 2 4 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 2 5 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 2 6 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 2 7 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 2 8 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 2 9 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 3 0 ;
s c _ s i g n a l < s c _ l v <16> > R e g i s t e r _ 3 1 ;
s c _ s i g n a l < s c _ l v <16> > PC ;
s c _ s i g n a l < s c _ l v <16> > SR ;
s c _ s i g n a l < s c _ l v <16> > SP ;
s c _ s i g n a l < s c _ l v <16> > a d d r _ b u s ;
s c _ s i g n a l < s c _ l v <16> > d a t a _ b u s ;
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p r o c e s s o r p r o c e s s o r _ i ( " My_Processor " ) ;
p r o c e s s o r _ i . c l k ( c l k ) ;
p r o c e s s o r _ i . rw ( rw ) ;
p r o c e s s o r _ i . i n _ b u s ( i n _ b u s ) ;
p r o c e s s o r _ i . o u t _ b u s ( o u t _ b u s ) ;
p r o c e s s o r _ i . R e g i s t e r _ 0 ( R e g i s t e r _ 0 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 1 ( R e g i s t e r _ 1 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 2 ( R e g i s t e r _ 2 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 3 ( R e g i s t e r _ 3 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 4 ( R e g i s t e r _ 4 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 5 ( R e g i s t e r _ 5 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 6 ( R e g i s t e r _ 6 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 7 ( R e g i s t e r _ 7 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 8 ( R e g i s t e r _ 8 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 9 ( R e g i s t e r _ 9 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 1 0 ( R e g i s t e r _ 1 0 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 1 1 ( R e g i s t e r _ 1 1 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 1 2 ( R e g i s t e r _ 1 2 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 1 3 ( R e g i s t e r _ 1 3 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 1 4 ( R e g i s t e r _ 1 4 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 1 5 ( R e g i s t e r _ 1 5 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 1 6 ( R e g i s t e r _ 1 6 ) ;
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p r o c e s s o r _ i . R e g i s t e r _ 1 7 ( R e g i s t e r _ 1 7 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 1 8 ( R e g i s t e r _ 1 8 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 1 9 ( R e g i s t e r _ 1 9 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 2 0 ( R e g i s t e r _ 2 0 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 2 1 ( R e g i s t e r _ 2 1 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 2 2 ( R e g i s t e r _ 2 2 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 2 3 ( R e g i s t e r _ 2 3 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 2 4 ( R e g i s t e r _ 2 4 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 2 5 ( R e g i s t e r _ 2 5 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 2 6 ( R e g i s t e r _ 2 6 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 2 7 ( R e g i s t e r _ 2 7 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 2 8 ( R e g i s t e r _ 2 8 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 2 9 ( R e g i s t e r _ 2 9 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 3 0 ( R e g i s t e r _ 3 0 ) ;
p r o c e s s o r _ i . R e g i s t e r _ 3 1 ( R e g i s t e r _ 3 1 ) ;
p r o c e s s o r _ i . PC ( PC ) ;
p r o c e s s o r _ i . SR ( SR ) ;
p r o c e s s o r _ i . SP ( SP ) ;
p r o c e s s o r _ i . a d d r _ b u s ( a d d r _ b u s ) ;
p r o c e s s o r _ i . d a t a _ b u s ( d a t a _ b u s ) ;
c o u t << " S t a r t ! " << e n d l ;
c o u t << " Reading C o n f i g u r a t i o n ! " << e n d l ;
p r o c e s s o r _ i . p r o c _ i n i t _ c o n f i g ( c o n f i g u r a t i o n _ f i l e ) ;
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i f ( a r c h i t e c t u r e == 0 )
p r o c e s s o r _ i . p r o c _ i n i t _ d a t a _ m e m o r y ( d a t a _ m e m o r y _ f i l e ) ;
e l s e i f ( a r c h i t e c t u r e == 1 )
p r o c e s s o r _ i . p r o c _ i n i t _ d a t a _ m e m o r y ( memory_f i l e ) ;
e l s e
c o u t << " E r r o r : No a r c h i t e c t u r e r e c o g n i z e d " << e n d l ;
/ / s c _ s t a r t ( 1 , SC_NS ) ;
c o u t << " S t a r t SC_NS ! " << e n d l ;
/ / s c _ t r a c e _ f i l e * wf = s c _ c r e a t e _ v c d _ t r a c e _ f i l e ( " memory " ) ;
/ / s c _ t r a c e ( wf , c l k , " c l k " ) ;
/ / s c _ t r a c e ( wf , rw , " rw " ) ;
/ / s c _ t r a c e ( wf , in_bus , " i n _ b u s " ) ;
/ / s c _ t r a c e ( wf , ou t_bus , " o u t _ b u s " ) ;
s t d : : i f s t r e a m fp_mem ;
s t r i n g b u f f e r ;
i n t s i z e = 0 ;
i n t mem_num_lines = 0 ;
i n t i n d e x _ t e r m i n a t o r s = 0 ;
fp_mem . open ( " . . / memory . t " , i o s : : i n | i o s : : b i n a r y ) ;
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i f ( fp_mem . i s _ o p e n ( ) )
{
c o u t << "Memory F i l e i s f i n a l l y opened f o r r e a d i n g " << e n d l ;
fp_mem . seekg ( 0 , i o s : : beg ) ;
}
e l s e
{
c o u t << e n d l << " Unable t o open Memory F i l e f o r r e a d i n g " ;
}
i f ( fp_mem . i s _ o p e n ( ) )
{
whi le ( ( ! fp_mem . e o f ( ) ) && ( i n d e x _ t e r m i n a t o r s < 2) )
{
g e t l i n e ( fp_mem , b u f f e r ) ;
mem_num_lines ++;
i f ( ( b u f f e r [ 0 ] == ’ / ’ ) && ( b u f f e r [ 1 ] == ’ / ’ ) )
{
c o u t << " Comment ! " << e n d l ;
}
e l s e
{
s i z e ++;
i f ( b u f f e r [ 0 ] == ’@’ )
{
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s t r i n g s t r _ A d d r e s s ;
s t r i n g s t r _ D a t a ;
long l A d d r e s s ;
long l D a t a ;
s i z e _ t pos = b u f f e r . f i n d ( ’ \ t ’ ) ;
s t r _ A d d r e s s = b u f f e r . s u b s t r ( 1 , pos −1) ;
s t r _ D a t a = b u f f e r . s u b s t r ( pos +1) ;
/ / c o u t << " L ine : <" << b u f f e r << "> "<< e n d l ;
/ / c o u t << " Addres s : <" << s t r _ A d d r e s s << "> "<< e n d l ;
/ / c o u t << " Data : <" << s t r _ D a t a << "> "<< e n d l ;
s t r i n g s t r e a m ( s t r _ A d d r e s s ) >> hex >> l A d d r e s s ;
s t r i n g s t r e a m ( s t r _ D a t a ) >> hex >> l D a t a ;
/ / c o u t << " Addres s : <0x " << l A d d r e s s << hex <<
">" << e n d l ;
/ / c o u t << " Data : <0x " << lData << hex << ">"
<< e n d l ;
i f ( l D a t a ==pow ( 2 , n u m b e r _ o f _ b i t s ) − 1 )
{
c o u t << " Index T e r m i n a t o r found " << e n d l ;
i n d e x _ t e r m i n a t o r s ++;
}
208
i f ( i n d e x _ t e r m i n a t o r s == 1 )
{
i f ( l D a t a == 0)
{
i n d e x _ t e r m i n a t o r s ++;
c o u t << " Zero a f t e r Index T e r m i n a t o r found " << e n d l ;
}
}
i f ( i n d e x _ t e r m i n a t o r s == 2 )
{
c o u t << " 2 Index T e r m i n a t o r s found " << e n d l ;
mem_num_lines −= 2 ;







i f ( fp_mem . i s _ o p e n ( ) )
{
c o u t << "Memory F i l e opened f o r r e a d i n g " << e n d l ;




c o u t << " S i m u l a t i o n S t a r t e d " << e n d l ;
t i m e _ t t ;
v e c t o r < s t r i n g > d e f i n e _ l i s t ( v i n i t , end ( v i n i t ) ) ;
fp_R0 . open ( "R0 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R0 . i s _ o p e n ( ) )
{
fp_R0 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R0 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " << e n d l
;
fp_R0 << " / / R e g i s t e r 0 " << e n d l ;
fp_R0 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R0 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R0 f o r w r i t i n g " ;
fp_R1 . open ( "R1 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R1 . i s _ o p e n ( ) )
{
fp_R1 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
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fp_R1 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " << e n d l
;
fp_R1 << " / / R e g i s t e r 1 " << e n d l ;
fp_R1 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R1 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R1 f o r w r i t i n g " ;
fp_R2 . open ( "R2 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R2 . i s _ o p e n ( ) )
{
fp_R2 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R2 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " << e n d l
;
fp_R2 << " / / R e g i s t e r 2 " << e n d l ;
fp_R2 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R2 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R2 f o r w r i t i n g " ;
fp_R3 . open ( "R3 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R3 . i s _ o p e n ( ) )
{
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fp_R3 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R3 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " << e n d l
;
fp_R3 << " / / R e g i s t e r 3 " << e n d l ;
fp_R3 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R3 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R3 f o r w r i t i n g " ;
fp_R4 . open ( "R4 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R4 . i s _ o p e n ( ) )
{
fp_R4 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R4 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " << e n d l
;
fp_R4 << " / / R e g i s t e r 4 " << e n d l ;
fp_R4 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R4 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R4 f o r w r i t i n g " ;
fp_R5 . open ( "R5 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R5 . i s _ o p e n ( ) )
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{
fp_R5 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R5 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " << e n d l
;
fp_R5 << " / / R e g i s t e r 5 " << e n d l ;
fp_R5 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R5 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R5 f o r w r i t i n g " ;
fp_R6 . open ( "R6 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R6 . i s _ o p e n ( ) )
{
fp_R6 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R6 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " << e n d l
;
fp_R6 << " / / R e g i s t e r 6 " << e n d l ;
fp_R6 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R6 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R6 f o r w r i t i n g " ;
fp_R7 . open ( "R7 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
213
i f ( fp_R7 . i s _ o p e n ( ) )
{
fp_R7 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R7 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " << e n d l
;
fp_R7 << " / / R e g i s t e r 7 " << e n d l ;
fp_R7 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R7 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R7 f o r w r i t i n g " ;
fp_R8 . open ( "R8 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R8 . i s _ o p e n ( ) )
{
fp_R8 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R8 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " << e n d l
;
fp_R8 << " / / R e g i s t e r 8 " << e n d l ;
fp_R8 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R8 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R8 f o r w r i t i n g " ;
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fp_R9 . open ( "R9 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R9 . i s _ o p e n ( ) )
{
fp_R9 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R9 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " << e n d l
;
fp_R9 << " / / R e g i s t e r 9 " << e n d l ;
fp_R9 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R9 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R9 f o r w r i t i n g " ;
fp_R10 . open ( " R10 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R10 . i s _ o p e n ( ) )
{
fp_R10 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R10 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R10 << " / / R e g i s t e r 10 " << e n d l ;
fp_R10 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R10 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R10 f o r w r i t i n g " ;
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fp_R11 . open ( " R11 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R11 . i s _ o p e n ( ) )
{
fp_R11 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R11 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R11 << " / / R e g i s t e r 11 " << e n d l ;
fp_R11 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R11 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R11 f o r w r i t i n g " ;
fp_R12 . open ( " R12 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R12 . i s _ o p e n ( ) )
{
fp_R12 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R12 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R12 << " / / R e g i s t e r 12 " << e n d l ;
fp_R12 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R12 opened f o r w r i t i n g " << e n d l ;
}
e l s e
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c o u t << " Unable t o open R12 f o r w r i t i n g " ;
fp_R13 . open ( " R13 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R13 . i s _ o p e n ( ) )
{
fp_R13 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R13 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R13 << " / / R e g i s t e r 13 " << e n d l ;
fp_R13 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R13 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R13 f o r w r i t i n g " ;
fp_R14 . open ( " R14 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R14 . i s _ o p e n ( ) )
{
fp_R14 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R14 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R14 << " / / R e g i s t e r 14 " << e n d l ;
fp_R14 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R14 opened f o r w r i t i n g " << e n d l ;
}
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e l s e
c o u t << " Unable t o open R14 f o r w r i t i n g " ;
fp_R15 . open ( " R15 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R15 . i s _ o p e n ( ) )
{
fp_R15 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R15 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R15 << " / / R e g i s t e r 15 " << e n d l ;
fp_R15 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R15 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R15 f o r w r i t i n g " ;
fp_R16 . open ( " R16 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R16 . i s _ o p e n ( ) )
{
fp_R16 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R16 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R16 << " / / R e g i s t e r 16 " << e n d l ;
fp_R16 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R16 opened f o r w r i t i n g " << e n d l ;
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}
e l s e
c o u t << " Unable t o open R16 f o r w r i t i n g " ;
fp_R17 . open ( " R17 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R17 . i s _ o p e n ( ) )
{
fp_R17 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R17 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R17 << " / / R e g i s t e r 17 " << e n d l ;
fp_R17 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R17 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R17 f o r w r i t i n g " ;
fp_R18 . open ( " R18 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R18 . i s _ o p e n ( ) )
{
fp_R18 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R18 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R18 << " / / R e g i s t e r 18 " << e n d l ;
fp_R18 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
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c o u t << " f i l e R18 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R18 f o r w r i t i n g " ;
fp_R19 . open ( " R19 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R19 . i s _ o p e n ( ) )
{
fp_R19 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R19 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R19 << " / / R e g i s t e r 19 " << e n d l ;
fp_R19 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R19 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R19 f o r w r i t i n g " ;
fp_R20 . open ( " R20 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R20 . i s _ o p e n ( ) )
{
fp_R20 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R20 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R20 << " / / R e g i s t e r 20 " << e n d l ;
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fp_R20 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R20 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R20 f o r w r i t i n g " ;
fp_R21 . open ( " R21 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R21 . i s _ o p e n ( ) )
{
fp_R21 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R21 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R21 << " / / R e g i s t e r 21 " << e n d l ;
fp_R21 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R21 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R21 f o r w r i t i n g " ;
fp_R22 . open ( " R22 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R22 . i s _ o p e n ( ) )
{
fp_R22 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R22 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
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fp_R22 << " / / R e g i s t e r 22 " << e n d l ;
fp_R22 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R22 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R22 f o r w r i t i n g " ;
fp_R23 . open ( " R23 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R23 . i s _ o p e n ( ) )
{
fp_R23 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R23 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R23 << " / / R e g i s t e r 23 " << e n d l ;
fp_R23 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R23 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R23 f o r w r i t i n g " ;
fp_R24 . open ( " R24 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R24 . i s _ o p e n ( ) )
{
fp_R24 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
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fp_R24 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R24 << " / / R e g i s t e r 24 " << e n d l ;
fp_R24 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R24 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R24 f o r w r i t i n g " ;
fp_R25 . open ( " R25 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R25 . i s _ o p e n ( ) )
{
fp_R25 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R25 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R25 << " / / R e g i s t e r 25 " << e n d l ;
fp_R25 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R25 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R25 f o r w r i t i n g " ;
fp_R26 . open ( " R26 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R26 . i s _ o p e n ( ) )
{
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fp_R26 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R26 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R26 << " / / R e g i s t e r 26 " << e n d l ;
fp_R26 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R26 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R26 f o r w r i t i n g " ;
fp_R27 . open ( " R27 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R27 . i s _ o p e n ( ) )
{
fp_R27 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R27 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R27 << " / / R e g i s t e r 27 " << e n d l ;
fp_R27 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R27 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R27 f o r w r i t i n g " ;
fp_R28 . open ( " R28 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R28 . i s _ o p e n ( ) )
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{
fp_R28 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R28 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R28 << " / / R e g i s t e r 28 " << e n d l ;
fp_R28 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R28 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R28 f o r w r i t i n g " ;
fp_R29 . open ( " R29 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R29 . i s _ o p e n ( ) )
{
fp_R29 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R29 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R29 << " / / R e g i s t e r 29 " << e n d l ;
fp_R29 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R29 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R29 f o r w r i t i n g " ;
fp_R30 . open ( " R30 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
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i f ( fp_R30 . i s _ o p e n ( ) )
{
fp_R30 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R30 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R30 << " / / R e g i s t e r 30 " << e n d l ;
fp_R30 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R30 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R30 f o r w r i t i n g " ;
fp_R31 . open ( " R31 . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_R31 . i s _ o p e n ( ) )
{
fp_R31 << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_R31 << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_R31 << " / / R e g i s t e r 31 " << e n d l ;
fp_R31 << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e R31 opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open R31 f o r w r i t i n g " ;
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fp_PC . open ( "PC . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_PC . i s _ o p e n ( ) )
{
fp_PC << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_PC << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " << e n d l
;
fp_PC << " / / PC" << e n d l ;
fp_PC << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e PC opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open PC f o r w r i t i n g " ;
fp_SP . open ( "SP . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_SP . i s _ o p e n ( ) )
{
fp_SP << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) ;
fp_SP << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " << e n d l
;
fp_SP << " / / SP " << e n d l ;
fp_SP << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e SP opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open SP f o r w r i t i n g " ;
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fp_SR . open ( "SR . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_SR . i s _ o p e n ( ) )
{
fp_SR << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) << e n d l ;
fp_SR << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " << e n d l
;
fp_SR << " / / SR" << e n d l ;
fp_SR << " / / Format : [ @address TAB r e g i s t e r _ v a l u e ] " << e n d l ;
c o u t << " f i l e SR opened f o r w r i t i n g " << e n d l ;
}
e l s e
c o u t << " Unable t o open SR f o r w r i t i n g " ;
fp_RAM . open ( "RAM. t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_RAM . i s _ o p e n ( ) )
{
fp_RAM << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) << e n d l ;
fp_RAM << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_RAM << " / / RAM" << e n d l ;
fp_RAM << " / / Format : [ @address TAB r e g i s t e r v a l u e ] " << e n d l ;
c o u t << " f i l e RAM opened f o r w r i t i n g " ;
}
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fp_AddressBus . open ( " AddressBus . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_AddressBus . i s _ o p e n ( ) )
{
fp_AddressBus << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) << e n d l
;
fp_AddressBus << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . "
<< e n d l ;
fp_AddressBus << " / / Address Bus − C o n t r o l s t h e RAM" << e n d l ;
fp_AddressBus << " / / Format : [ @address TAB r e g i s t e r v a l u e ] "
<< e n d l ;
c o u t << " f i l e AddressBus opened f o r w r i t i n g " ;
}
fp_DataBus . open ( " DataBus . t " , i o s : : o u t | i o s : : b i n a r y ) ;
i f ( fp_DataBus . i s _ o p e n ( ) )
{
fp_DataBus << " / / C o m p i l a t i o n Time : " << c t i m e (& t ) << e n d l ;
fp_DataBus << " / / Author : Thiago Lima ( t f l 3 5 7 9 @ r i t . edu ) . " <<
e n d l ;
fp_DataBus << " / / Data Bus − For RAM" << e n d l ;
fp_DataBus << " / / Format : [ @address TAB r e g i s t e r v a l u e ] " <<
e n d l ;
c o u t << " f i l e DataBus opened f o r w r i t i n g " ;
}
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fp_mem . open ( " . . / memory . t " , i o s : : i n | i o s : : b i n a r y ) ;
i f ( fp_mem . i s _ o p e n ( ) )
{
c o u t << "Memory F i l e opened f o r r e a d i n g " << e n d l ;
fp_mem . seekg ( 0 , i o s : : beg ) ;
}
e l s e
{
c o u t << e n d l << " Unable t o open Memory F i l e f o r r e a d i n g " ;
}
unsigned i n t p c _ v a l u e ;
i = 0 ;
i f ( fp_mem . i s _ o p e n ( ) )
{
whi le ( i <= 1000000 )
{
g e t l i n e ( fp_mem , b u f f e r ) ;
i f ( b u f f e r [ 0 ] == ’ ; ’ )
{
c o u t << " Comment ! " << e n d l ;
}
e l s e i f ( b u f f e r [ 0 ] == ’ \ n ’ )
{
c o u t << "New Line ! " << e n d l ;
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}
e l s e
{
i f ( b u f f e r [ 0 ] == ’@’ )
{
s t r i n g s t r _ A d d r e s s ;
s t r i n g s t r _ D a t a ;
s t r i n g s t r _ w i t h o u t c o m m e n t s ;
long l A d d r e s s ;
long l D a t a ;
s i z e _ t pos_comment = b u f f e r . f i n d ( " / / " ) ;
i f ( pos_comment == −1 )
{
/ / c o u t << " Semico lon wasn ’ t f i n d " << e n d l ;
s t r _ w i t h o u t c o m m e n t s = b u f f e r ;
}
e l s e
{
/ / c o u t << " Semico lon was found a t t h e p o s i t i o n : <" <<
p o s _ s e m i c o l o n << "> "<< e n d l ;
s t r _ w i t h o u t c o m m e n t s = b u f f e r . s u b s t r ( 0 , pos_comment ) ;
}
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/ / c o u t << " S t r i n g w i t h o u t comments : " <<
s t r _ w i t h o u t c o m m e n t s << e n d l ;
s i z e _ t pos_TAB = s t r _ w i t h o u t c o m m e n t s . f i n d ( ’ \ t ’ ) ;
i f ( pos_TAB == −1 )
{
/ / c o u t << "TAB n o t found " << e n d l ;
}
e l s e
{
/ / c o u t << "TAB was found a t t h e p o s i t i o n : <" <<
p o s _ s e m i c o l o n << "> "<< e n d l ;
}
s t r _ A d d r e s s = s t r _ w i t h o u t c o m m e n t s . s u b s t r ( 1 , pos_TAB − 1
) ;
s t r _ D a t a = s t r _ w i t h o u t c o m m e n t s . s u b s t r ( pos_TAB + 1 ) ;
/ / c o u t << " Program MEmory − Line : <" << s t r _ w i t h o u t c o m m e n t s
<< "> "<< e n d l ;
s t r i n g s t r e a m ( s t r _ A d d r e s s ) >> hex >> l A d d r e s s ;
s t r i n g s t r e a m ( s t r _ D a t a ) >> hex >> l D a t a ;
/ / c o u t << " Addres s : <0x " << l A d d r e s s << hex <<
">" << e n d l ;
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/ / c o u t << " Data ( InBus ) : <0x " << lData << hex
<< ">" <<e n d l ;
/ / s c _ s t a r t ( 1 , SC_NS ) ;
i n _ b u s = ( s c _ l v <16> ) ( l D a t a ) ; / / ADDC = 0 x02 R e g i s t e r =
R0 C o n s t a n t 1−−> 0000100000000001 == 0 x801 == 2049
/ / c o u t << " In_BUS : " << i n _ b u s . read ( ) << e n d l ;
/ / c o u t << " Addres s :"<< l A d d r e s s ;
s t r i n g tem ;
tem = PC . r e a d ( ) . t o _ s t r i n g ( ) ;
i f ( tem . compare ( "XXXXXXXXXXXXXXXX" ) == 0 )
{
p c _ v a l u e == 0 ;
}
e l s e
{
p c _ v a l u e = PC . r e a d ( ) . t o _ u i n t ( ) ;
}
i f ( p c _ v a l u e == ( unsigned i n t ) l A d d r e s s )
{
/ / Found t h e i n s t r u c t i o n
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/ / a t program memory
/ / r e l a t i v e t o PC
i f ( l D a t a == pow ( 2 , n u m b e r _ o f _ b i t s ) − 1 )
{
c o u t << " l D a t a : "<< l D a t a << e n d l ;
c o u t << " l A d d r e s s : " << l A d d r e s s << e n d l ;
c o u t << " End of t h e Program − T e r m i n a t o r d e t e c t e d " <<
e n d l ;
break ;
}
i = 0 ;
fp_mem . c l e a r ( ) ;
fp_mem . seekg ( 0 , i o s : : beg ) ;
/ / The f i l e p o i n t e r i s now a t P o s i t i o n 0
/ /
c o u t << " c l o c k 0 " ;
c l k = 1 ; s c _ s t a r t ( 1 , SC_NS ) ;
c o u t << " c l o c k 1 " << e n d l ;
c l k = 0 ; s c _ s t a r t ( 1 , SC_NS ) ;
/ / c o u t << "R0 : " << R e g i s t e r _ 0 . read ( ) ;
fp_R0 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 0 .
r e a d ( ) << e n d l ;
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/ / c o u t << " R1 : " << R e g i s t e r _ 1 . read ( ) ;
fp_R1 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 1 .
r e a d ( ) << e n d l ;
/ / c o u t << " R2 : " << R e g i s t e r _ 2 . read ( ) ;
fp_R2 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 2 .
r e a d ( ) << e n d l ;
/ / c o u t << " R3 : " << R e g i s t e r _ 3 . read ( ) << e n d l ;
fp_R3 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 3 .
r e a d ( ) << e n d l ;
/ / c o u t << "R4 : " << R e g i s t e r _ 4 . read ( ) ;
fp_R4 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 4 .
r e a d ( ) << e n d l ;
/ / c o u t << " R5 : " << R e g i s t e r _ 5 . read ( ) ;
fp_R5 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 5 .
r e a d ( ) << e n d l ;
/ / c o u t << " R6 : " << R e g i s t e r _ 6 . read ( ) ;
fp_R6 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 6 .
r e a d ( ) << e n d l ;
/ / c o u t << " R7 : " << R e g i s t e r _ 7 . read ( ) << e n d l ;
fp_R7 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 7 .
r e a d ( ) << e n d l ;
/ / c o u t << "R8 : " << R e g i s t e r _ 8 . read ( ) ;
fp_R8 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 8 .
r e a d ( ) << e n d l ;
/ / c o u t << " R9 : " << R e g i s t e r _ 9 . read ( ) ;
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fp_R9 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 9 .
r e a d ( ) << e n d l ;
/ / c o u t << " R10 : " << R e g i s t e r _ 1 0 . read ( ) ;
fp_R10 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 1 0 .
r e a d ( ) << e n d l ;
/ / c o u t << " R11 : " << R e g i s t e r _ 1 1 . read ( ) << e n d l ;
fp_R11 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 1 1 .
r e a d ( ) << e n d l ;
/ / c o u t << " R12 : " << R e g i s t e r _ 1 2 . read ( ) ;
fp_R12 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 1 2 .
r e a d ( ) << e n d l ;
/ / c o u t << " R13 : " << R e g i s t e r _ 1 3 . read ( ) ;
fp_R13 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 1 3 .
r e a d ( ) << e n d l ;
/ / c o u t << " R14 : " << R e g i s t e r _ 1 4 . read ( ) ;
fp_R14 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 1 4 .
r e a d ( ) << e n d l ;
/ / c o u t << " R15 : " << R e g i s t e r _ 1 5 . read ( ) << e n d l ;
fp_R15 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 1 5 .
r e a d ( ) << e n d l ;
/ / c o u t << " R16 : " << R e g i s t e r _ 1 6 . read ( ) ;
fp_R16f << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 1 6 .
r e a d ( ) << e n d l ;
/ / c o u t << " R17 : " << R e g i s t e r _ 1 7 . read ( ) ;
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fp_R17 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 1 7 .
r e a d ( ) << e n d l ;
/ / c o u t << " R18 : " << R e g i s t e r _ 1 8 . read ( ) ;
fp_R18 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 1 8 .
r e a d ( ) << e n d l ;
/ / c o u t << " R19 : " << R e g i s t e r _ 1 9 . read ( ) << e n d l ;
fp_R19 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 1 9 .
r e a d ( ) << e n d l ;
/ / c o u t << " R20 : " << R e g i s t e r _ 2 0 . read ( ) ;
fp_R20 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 2 0 .
r e a d ( ) << e n d l ;
/ / c o u t << " R21 : " << R e g i s t e r _ 2 1 . read ( ) ;
fp_R21 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 2 1 .
r e a d ( ) << e n d l ;
/ / c o u t << " R22 : " << R e g i s t e r _ 2 2 . read ( ) ;
fp_R22 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 2 2 .
r e a d ( ) << e n d l ;
/ / c o u t << " R23 : " << R e g i s t e r _ 2 3 . read ( ) << e n d l ;
fp_R23 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 2 3 .
r e a d ( ) << e n d l ;
/ / c o u t << " R24 : " << R e g i s t e r _ 2 4 . read ( ) ;
fp_R24 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 2 4 .
r e a d ( ) << e n d l ;
/ / c o u t << " R25 : " << R e g i s t e r _ 2 5 . read ( ) ;
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fp_R25 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 2 5 .
r e a d ( ) << e n d l ;
/ / c o u t << " R26 : " << R e g i s t e r _ 2 6 . read ( ) ;
fp_R26 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 2 6 .
r e a d ( ) << e n d l ;
/ / c o u t << " R27 : " << R e g i s t e r _ 2 7 . read ( ) << e n d l ;
fp_R27 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 2 7 .
r e a d ( ) << e n d l ;
/ / c o u t << " R28 : " << R e g i s t e r _ 2 8 . read ( ) ;
fp_R28 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 2 8 .
r e a d ( ) << e n d l ;
/ / c o u t << " R29 : " << R e g i s t e r _ 2 9 . read ( ) ;
fp_R29 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 2 9 .
r e a d ( ) << e n d l ;
/ / c o u t << " R30 : " << R e g i s t e r _ 3 0 . read ( ) ;
fp_R30 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 3 0 .
r e a d ( ) << e n d l ;
/ / c o u t << " R31 : " << R e g i s t e r _ 3 1 . read ( ) << e n d l ;
fp_R31 << "@" << l A d d r e s s << ’ \ t ’ << hex << R e g i s t e r _ 3 1 .
r e a d ( ) << e n d l ;
/ / c o u t << "SP : " << SP . read ( ) << e n d l ;
fp_SP << "@" << l A d d r e s s << ’ \ t ’ << hex << SP . r e a d ( ) <<
e n d l ;
/ / c o u t << "SR : " << SR . read ( ) << e n d l ;
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fp_SR << "@" << l A d d r e s s << ’ \ t ’ << hex << SR . r e a d ( ) <<
e n d l ;
/ / c o u t << " ABus : " << addr_bus . read ( ) << e n d l ;
fp_AddressBus << "@" << l A d d r e s s << ’ \ t ’ << hex <<
a d d r _ b u s . r e a d ( ) << e n d l ;
/ / c o u t << " DBus : " << d a t a _ b u s . read ( ) << e n d l ;
fp_DataBus << "@" << l A d d r e s s << ’ \ t ’ << hex << d a t a _ b u s
. r e a d ( ) << e n d l ;
/ / c o u t << "PC: " << PC . read ( ) << e n d l ;
fp_PC << "@" << l A d d r e s s << ’ \ t ’ << hex << PC . r e a d ( ) <<
e n d l ;






i f ( fp_mem . i s _ o p e n ( ) )
{
c o u t << "Memory F i l e opened f o r r e a d i n g " << e n d l ;
fp_mem . c l o s e ( ) ;
}
}
f o r ( i = 0 ; i < RAM_SIZE ; i ++ )
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{
fp_RAM << "@" << i << ’ \ t ’ << hex << p r o c e s s o r _ i .mem_RAM[ i ]
<< e n d l ;
}
fp_R0 . c l o s e ( ) ;
fp_R1 . c l o s e ( ) ;
fp_R2 . c l o s e ( ) ;
fp_R3 . c l o s e ( ) ;
fp_R4 . c l o s e ( ) ;
fp_R5 . c l o s e ( ) ;
fp_R6 . c l o s e ( ) ;
fp_R7 . c l o s e ( ) ;
fp_R8 . c l o s e ( ) ;
fp_R9 . c l o s e ( ) ;
fp_R10 . c l o s e ( ) ;
fp_R11 . c l o s e ( ) ;
fp_R12 . c l o s e ( ) ;
fp_R13 . c l o s e ( ) ;
fp_R14 . c l o s e ( ) ;
fp_R15 . c l o s e ( ) ;
fp_R16 . c l o s e ( ) ;
fp_R17 . c l o s e ( ) ;
fp_R18 . c l o s e ( ) ;
fp_R19 . c l o s e ( ) ;
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fp_R20 . c l o s e ( ) ;
fp_R21 . c l o s e ( ) ;
fp_R22 . c l o s e ( ) ;
fp_R23 . c l o s e ( ) ;
fp_R24 . c l o s e ( ) ;
fp_R25 . c l o s e ( ) ;
fp_R26 . c l o s e ( ) ;
fp_R27 . c l o s e ( ) ;
fp_R28 . c l o s e ( ) ;
fp_R29 . c l o s e ( ) ;
fp_R30 . c l o s e ( ) ;
fp_R31 . c l o s e ( ) ;
fp_PC . c l o s e ( ) ;
fp_SP . c l o s e ( ) ;
fp_SR . c l o s e ( ) ;
fp_RAM . c l o s e ( ) ;
fp_AddressBus . c l o s e ( ) ;
fp_DataBus . c l o s e ( ) ;
c o u t << " S i m u l a t i o n F i n i s h e d " << e n d l ;
/ / s c _ c l o s e _ v c d _ t r a c e _ f i l e ( wf ) ;
re turn 0 ;
}
